

Microprocessor 8086

- The three buses in a processor are
 - ADDRESS Bus - selects the memory or the i/o (Input / Output)
 - DATA Bus - Transfer data b/w memory or i/o and the microprocessor
 - DATA & CONTROL Bus - carries synchronization signals b/w both.
- FETCH - DECODE - EXECUTE , A microprocessor conducts this cycle for every instruction until it comes across the stop (HLT / RST 75) instruction
- 8086 - first 16-bit microprocessor
 - compatible with present-day microprocessors
- For 8086
 - Address Bus - unidirectional
 - Data Bus - bidirectional
 - Control Bus - 16-bit
- 8086 works on an internal clock frequency of 5 MHz
- Other variants
 - 8086 - 2 → 8 MHz
 - 8086 - 4 → 4 MHz
- 16-bit microprocessor means storage capacity of 16 bits ; data lines is 16-bit
- 8086 has a capacity to address upto 1 MB of memory, ie, 2^{20} → width of address bus
- 8086 is in 64-pin PLCC package

GND	Vcc
AD ₁₄	AD ₁₅
AD ₁₃	A ₁₆ / S ₃
AD ₁₂	A ₁₇ / S ₄
AD ₁₁	A ₁₈ / S ₅
AD ₁₀	A ₁₉ / S ₆
AD ₉	
AD ₈	8086
AD ₇	40-pin
ADC	MN / MX
AD ₆	
AD ₅	RD
AD ₄	RQ / G _{T0} (HOLD)
AD ₃	RQ / G _{T1} , (MDA) LOCK (M/IO)
AD ₂	S ₂ (DT/R)
AD ₁	S ₁ (DEN)
AD ₀	QSO (ALE)
NMI	QS1 (INTA)
INTR	TEST
CLR	READY
GND	RESET

minimum signals

(single microprocessor mode)

AD₀ - AD₁₅ → multiplexed address - data bus lines (bus)

A₁₆ - A₁₉ → address lines

S - S₇ → status signals (perform synchronization)

NMI → non-maskable interrupt (highest priority operation)

INTR → interrupt pin (interfacing applications)

RESET → reset the processor

ALE → Address Latch Enable signal

If active, then AD₀ - AD₅ is address

If not active, multiplexed bus is data

processor completes the current process and then checks this operation. NMI stops the current operation and executes the one on priority basis,

$\text{CLK} \rightarrow 8086$ has an internal clock generator 8284 which divides the external frequency on CLK by 3.

$\text{READY} \rightarrow$ synchronise the slower peripherals with microprocessor.

$\text{TEST} \rightarrow$ synchronise the operations of multiple processors.

$\text{LOCK} \rightarrow$ prevent the other processor from gaining control

$\text{DEN} \rightarrow$ Data Enable

$\text{QSI} \rightarrow$ Queue Status 1] 6-bit instruction queue in 8086

$\text{QSD} \rightarrow$ Queue Status 2]

$\text{RQ} / \text{GT} \rightarrow$ Request - grant to enable other processor to gain control

$\text{BHE} \rightarrow$ Bank High Enable signal even \rightarrow low odd \rightarrow high address location

$\text{MN} / \overline{\text{MX}} \rightarrow$ min or max mode

$\overline{\text{RD}} \rightarrow$ read

(multiprocessor mode)

$\overline{\text{INTA}} \rightarrow$ interrupt acknowledge signal

$\text{DT} / \overline{\text{R}} \rightarrow$ Data transferred or received

$\text{M/Io} \rightarrow$ memory & i/o

$\text{HLDA} \rightarrow$ Hold Acknowledge

~~HOLD~~



$\overline{\text{WR}} \rightarrow$ write signal

$\text{HOLD} \rightarrow$ tells the processor that DMA (a peripheral) is requesting access, and hence it bypasses the microprocessor.

6-bit instruction queue means it can fetch 6-bit instructions ahead of time (when the decode-execute is going on), called as pipeline.

QS tells its status.

AH	AL
BH	BL
CH	CL
DH	DL
SI	
DI	
SP	
BP	



EU (Execution Unit)
(Bus Interface Unit)
fetch

AX → 16-bit general purpose registers which can also be used as 8-bit registers.

AH - high order register of AX with 8 bits.
AL - low order register of AX with 8 bits.

SP → Stack pointer BP → Base pointer

FLAGS → 16-bit register

CS → code segment → stores the code (instructions)

DS → Data segment → stores the data in the instructions

SS → Stack segment → stores the stack instructions

ES → Extra → extension of data segment

IP → instruction pointer

Σ → adder, which generates a 16-bit

general address

1111 X 8 bytes = 8000 : 4000

→ Real Mode Addressing:

Allows microprocessor to address the first 1 MB of the memory capacity.

Eg, 8086 - 1 MB (Memory Capacity)

So, protected mode addressing is not possible

Protected Mode Addressing:

Rest of the memory - (extra memory) × 4

16 bits - (protected mode) × 4

→ Memory of 8086 is divided into 4 segments

each of 64 KB each. The rest of the memory is

reserved for other applications.

These 4 segments are CS, DS, SS, ES.

→ 1000 : 2000 ← 16-bit address

segment address → location within a CS (code segment) → offset address

location from int. within a CS (code segment) → offset address

Let's suppose the starting address for CS is 1000,

CS - 1000 : 0000 → first address of CS

DS - 2000 : 0000

0000

have an address (starting point)

Pointers to
segment
register

Pointers to
memory location

ClassRoom

Page No.

Date

SS - SP, BP ; SP & BP act as offset address
for SS

DS - SI, DI

CS - SI → Decimal Index Register

SOURCE OF ADDRESS 16-bit register
index register

provides the address from where
the next instruction needs

for CS - IP. (instruction pointer) to be placed

ES - DI

1000 : 0000 MOV AX, 1234

↓
CS : 0003 MOV BX, 1111

: 0006 ADD AX, BX

↳ Instruction pointer tells the address for
next instruction.

⇒ General Purpose Registers

AX (Accumulator) - AH AL

↳ default register BH BE

BX (Base register) - BH BL

CX (Counter register) - CH CL

DX (Data Register) - DH DL

↳ general Abbreviation of DS SS for program

If the result exceeds 16-bit, then the overflow
data is stored in DX by default

DX ← AX 10 22 33 44 55 66 77 88
overflow 16 bit

← 0000 0000 0000 0000

⇒ The final 20-bit Physical / Effective address is
obtained by shifting segment address by one
place to the left and adding the offset address

Eg. SS-1234H, BP-2000H → Hexadecimal

20-bit : 12340 + 2000H → 143340

+ 1000 → 143340

13340

\rightarrow $1 \text{ MB} \rightarrow 2^{20}$ $\rightarrow 1 \text{ KB} \rightarrow 2^{10}$ (segment)

$64 \text{ kB} \rightarrow 2^{10} \times 2^6 = 2^{16}$ (block of)

So, address range of each segment register is a 2^4 \rightarrow 0000 to FFFF (hexadecimal)

$1 \text{ MB} \rightarrow 2^{20}$ 00000000 to FFFFFFFF

\rightarrow If we enter 8-bit data in AX, it will store it in AL and consider the junk value of AH

Eg: $\text{MOV AX, 008H}, \text{00}$

AX = 73 00H, 0073 : Junk value of AH


MOV AX, 0000 H

Ans: AX = 0000 will store value in AH

MOV AH, 00 H [specific values entered]

MOV AL, 00 H into AH, AL.

\rightarrow 16-bit FLAG Registers (8086)



2: zero flag - when any operation results in zero, it gets high.

S: sign flag - polarity / sign of your no.

MSB is high \leftarrow -ve no. \rightarrow sign flag sets

MSB is low \leftarrow +ve no. \rightarrow resets

T: trap flag - single stepping / debugging the applications

(2³ comp. form) Result of each instruction is checked.

- I: interrupt flag - Request on INTR pin will be serviced only when interrupt flag is high.
- D: direction flag - used in string operations (low = by default low)
- O: overflow flag - overflow of data from registers; storing it in bit DX₀₀₀₀

Eg: IMOV CX:05H, SI
 Hlgs: MOV SI, 1111H → A → 1111
 MOV DI, 1222H → A → 1222
 MOV DI, SI → A → 1111
 MOV AX, DI → A → 1222

If D is low, work in auto incrementing mode

If D is high, auto decrementing mode.

1000 : 1111 → 2222

1112 → 2223 → 2224 → 2225 → 2226 → values are stored for 5 values

1113 → 2224 → 2225 → 2226 → 2227 → in auto incrementing mode (D=0)

Memory to memory operations

→ are not allowed in 8086

Eg: ADD DI, [SI] → MOV DI, 1300

MOV AX, 1234H

MOV AX, [SI]

ADD [DI], AX

INT A5

Source register → destination register → Data register

INT A5 → stores 8-bit word of 8 bits

→ additional privilege stains → part of CPU

→ stops the execution!

(A5 is the address where the stop command is stored)

$MOV AX, [SI]$
 16-bit ↳ 8-bit

1200 location → data stored in AL

1201 location → data stored in AH

$MOV AL, [SI]$ or $MOV AH, [SI]$

1200 location → data stored in AL | AH

* INSTRUCTION SET

- Data Transfer Instructions

① MOV → copies content from source to destination

Eg. $MOV AX, CX$: 1200 = CL
 $MOV [SI], CX$: 1201 = CH

$MOV BX, [SI]$ → brackets means the data of the address

② $XCHG$ → exchanges the instructions :

Eg: $XCHG AX, DX$
 $XCHG [1200], BX$

③ LEA → Load Effective Address

Eg: $LEA SI, [0200]$

DS = 1200

Physical Address ← PA = 12200 . (SAX10 + offset)

SI ← 12200 = AB

12201 = CD

so, SI = CDAB

$MOV AX, [SI]$

segment address
offset address
this data
changes
the value
of SI pointer
(address)

④ lds → Load Data Segment

Eg: $lds SI, [0200]$

12200 → SI

12202 → DS

12201

12203

(5) LES - Load Extra Segment

Eg: LES SI, [0200]

12200 → SI 12202 → ES
12201

(6) XLAT - Translate

- only instruction that adds 8-bit no. to 16 bit.

$$PA = DS + BX + AL$$

$$[PA] \rightarrow AL$$

Eg: PA = 12000 + DS × 10.
0200 BX

+ AB AL

PA ⇒ Address location

Data stored at address [PA] is stored in AL.

- Addition Instructions

① ADD AX, BX → destination register
(addend is stored in AX)

ADD AX, [1200]

② ADC BX, CX → carry
 $BX = BX + CX + CF$

Addition with carry -

③ INC AX

increments the value by 1

(7) DAA - Decimal Adjust Addition

- BCD addition

- performs operation on accumulator,
so no parameter is passed.

Eg: ADD AX, BX
DAA

- Subtraction

① SUB BX, CX

② SBB BX, CX

$$BX = BX - CX - CF$$

③ DEC AX

Decrements the value by 1

④ DAS - Decimal Adjust Subtraction

- BCD subtraction -

⑤ NEG AX → Negate AX

→ 2's complement of AX is stored
in AX after negating AX.

- Multiplication & Division

① MUL N

AL.N8 → AX

AX.N16 → (DX)(AX)
Higher order Lower order

② DIV N

Q(AX/N8) → AL

Q((DX)(AX)/N16) → AX

R(AX/N8) → AH

R((DX)(AX)/N16) → DX

③ IMUL N] Integer operation

④ IDIV N

⑤ AAM] Adjust AX for multiplication
AAD] and division
(for BCD)

Q Determine the effect of the instruction

DIV CM assuming the data prior to execution
as CX = 0300H, AX = 6091 H

Ans: AL \rightarrow 3D
AH \rightarrow 01

- Logical Instructions

① AND AX, BX

OR BX, 05

(05: 0000 0101)

XOR CX, AX

NOT AX

Result saved in destination register.

In logical instructions, no flags are affected.

② TEST CL, 05

Performs AND operation but the result is not saved, and the flags are affected.

③ CBW - Convert Byte to Word

CWD - Convert word to double word,

- work on accumulator as no argument is passed.

- Byte \rightarrow 8 bit word \rightarrow 16 bit

Double word \rightarrow 32 bit

- These are used on signed operations

CBW : MSB of AL is extended into AH.

Eg: AL = 7F = 0111 1111

AX = 00FF

AL = 8F = 1000 1111

AX = FF8F

(WD) - MSB of AX is extended into DX.

$$\text{Eg: } \begin{array}{l} \text{AX} = 1234 \\ \Rightarrow \text{DX} = 0000 \end{array}$$

$0\ 0\ 0\ 0\ 1234$

Q Determine the effect of CBW & CWD
data prior to execution: CX = 0300

$$\text{AX} = 10091$$

$$\text{Ans CBW } \begin{array}{l} \text{AL} = 91 \text{ H} \\ \Rightarrow \boxed{1} 001\ 0001 \end{array}$$

$$\text{AX} = FF91 \text{ H}$$

$$\text{CWD } \begin{array}{l} \text{AX} = 0091 \text{ H} \\ \text{DX} = 0000 \text{ H} \end{array}$$

- Shift and Rotate Instructions

Arithmetic - used with signed nos (MSB)

Shift


Logical - used in unsigned nos.

① SHL - Shift Logical Left

SHR - Shift Logical Right

② SAL - Shift Arithmetic Left

SAR - Shift Arithmetic Right



Bits are shifted one place to the left and the vacated positions at the right are filled with 0.
SAL also performs the same task.

SAR → one bit shifted to the right and vacated spots to the left are filled with the signed bits.

Eg: 7f → 0's are filled

8f → 1's are filled

- Left shift performs multiplication by 2 and right shift performs division by 2.
- The outgoing bit is stored in the carry flag.

Q Assume that CL contains ~~0101~~^{b2H} and AX contains 091AH. Determine the new contents of AX and the carry flag after the instruction SAR AX, CL is executed.


$$\text{Ans: } AX = 0000\ 1001\ 0001\ 1010$$

After execution

$$\begin{aligned} AX &= 0000\ 0010\ 0100\ 0110 \\ &= 0246H \end{aligned}$$


Carry flag : ~~to~~ High (1) ←

(3) ROR - Rotate right




The outgoing bit is filled into carry & MSB.


ROL - Rotate left



RCR - Rotate left through carry



RCRi - Rotate right through carry




Q Write a single instruction that will load AX if from the address 4136 and DS from the address 4138.

Ans: LDS AX, [4136] or ~~DS~~

- Flag Control Instructions

① **LAHF** - Load AH from flags



So, these flags can be checked using this instruction.

② **SAHF** - store AH into flags

- stores value of bits of AH into corresponding flag.

AH = 1010 0110 → values stored

③ **CLC** - clear carry flag

~~SETC~~ - set carry flag

~~CMC~~ - complement carry

~~CLI~~ - clear interrupt

~~STI~~ - set interrupt

- O, D, I, T can be checked only using jump instructions.

jump instruction:-

- (0=JZ) Branch to next if zero
- (1=JNZ) Branch to next if non-zero
- (2=JG) Branch to next if greater
- (3=JGE) Branch to next if greater or equal
- (4=JL) Branch to next if less
- (5=JLE) Branch to next if less or equal
- (6=JNE) Branch to next if non-equal
- (7=JX) Return to previous

- `CMP AX, BX` (AX - BX)

- compare AX and BX ; tells which is greater / equal

- result will not be stored, only flags are affected.

Mov AX, 1234

Mov BX, 3456

.CMP AX, BX

[J] INT 2FAH [S] FFFFH [C] 0000H

CF ZF SF

AX = BX 0 0 0

AX > BX 0 1 0

AX < BX 1 0 0

Jump Instructions

JZ 01001010H

Eg: conditional

JNZ 020AF2H unconditional

- jumps acc. to the conditions specified in previous instruction

31 conditional jump instructions: JZ, JE, JN, JAE, JB, JBE, JC, JCXZ

- JA - jump on above ($CF=0, ZF=0$)
- JAЕ - jump on above or equal ($CF=0, ZF\neq 0$)
- JB - jump on below ($CF=1$)
- JBE - ($CF=1$ or $ZF=1$)
- JC - jump on carry ($CF=1$)
- JCXZ - jump when CX=0
↓
counter register

takes into account signed nos.

JE	- equal , checks ZF
JG	- greater
JGE	
JL	- less

JZ E

JNA - jump on not above

JNAE - not above nor equal

JNB -

JNBE

JNC - jump on no carry ($CF = 0$)

JNE - not equal

JNG - not greater

JNGE

JNL

JNLE

JNO - jump on not overflow ($OF = 0$)JNP - jump on not parity ($PF = 0$)JNS - no sign ($SF = 0$)JNZ - no zero ($ZF = 0$)

JO - jump on overflow

JP - parity

JPE - jump on odd even parity

JPO - odd parity

JS - sign flag

JZ - zero flag ($ZF = 1$)

→ MOV SI, 1200

MOV DI, 1300

DEC CX

MOV CX, 0A

JNZ *

* MOV AH, [SI]

INT AS

MOV [DI], AH

(Transfer of values)

INC SI

INC DI

- Subroutine handling Instructions

① CALL & RET - IP is altered

→ The instruction next to CALL is

stored in STACK segment; so it can be returned to after executing the subroutine

CALL 1234H → offset address

CALL BX → added with segment address to give

CALL CS:[BX] → [CS+BX]

→ DS segment + BX

→ DS:BX

→ IP

1000: 1000 —
1003 ADD AX, CX
RET

MO V CX, DX Inst.

AD D AX, CX Inst.

MO V CX, DX Inst.

RET

(Offset) in SS segment have been given → 1000

(0 = 00) → DS:BX → IP.

② PUSH AX → stores contents of AX into stack

POP AX → retrieving contents from stack to AX.

Push AX → SP → SP-1 → 06

PUSH AX → SP → Stack pointer.

PUSH INT BX → SP → offset of address in

→ DS:BX segment → always pointing to top of SS.

POP BX → SP → POP AX

POP AX → AX → SP-1

RET → POP AX → SP-2 → IP

IP → increases → 1000: 1001 → AX → SP-1 → (SP)

SP → decreases → 1000: 100A → AX ← SP-1 → (SP+1)

→ 1009 → 1008 → 1007 → 1006 → 1005 → 1004 → 1003 → 1002 → 1001 → 1000

Loop Handling Instructions

LOOP ≈ DEC CX → by default decrements CX.

JNZ *

LOOP * JNZ CX, 2f → checks CX ≠ 0 & ZF = 1

LOOPE | LOOPZ * → checks CX ≠ 0 & ZF = 0
LOOPNE | LOOPNZ * → CX = 0 & CX ≠ 0

— String Handling Instructions - operate with SI & DI.

SB : string byte SW : string word

① MOV SB | MOV SW → SI to DI

② CMP SB | CMPSW - compares SB ; compares two elements in 2 strings, i.e subtracts destination operand from source operand and result of subtraction is not stored.

③ SCASB | SCASW - scan SB | SW - similar to ~~DI~~ compare instruction, but it compares the byte/word

destination string to the contents of AL | AX.

④ LODSB | LODSW - load SB | SW ; reads the byte/word from string in source index into AL | AX.

SI → incremented by 1 for LODSB (AL)

DSW → incremented by 1 for LODSW (AX)

⑤ STOSB | STOSW → stores the content of AL | AX

into the memory location specified by DI -

DI → +1 for STOSB (AL)

→ +2 for STOSW (AX)

↓ segments involved with
SI → DI

Example :

offset add. of

MOV SI, 1300 → Data segment

MOV DI, 1400 → offset of target segment

MOV CX, 0BH

CLD

NEXT :

MOVSB

[$DS + 1300$] moves into [$ES + 1400$]

LOOP NEXT

INT 3

[$DS + 1300$] → [$ES + 1400$]

increment occurs automatically

— Repeat String Handling InstructionsPrefix Used with FunctionREP

MOVSB repeat while not end of string

REPE / REPZ

STOSB of string CX ≠ 0

REPNE / REPNZ

CMPS repeat while not end of string

SCASB & strings are equal

CX ≠ 0 ; ZF = 1

REPNE / REPNZ CMPS repeat while not end of string

SCASB strings are not equal

CX ≠ 0 ; ZF = 0

Example :

MOV AL, 0F H A000 - OF

MOV DI, A000 H - OF

MOV CX, 0A H A00A - OF

CLD

REP STOSB

INT 3

Q1) What would be the effect of the following instruction sequence on AX.

PUSH AX
ADD AX, Y

POP BX
MOV CX, AX

PUSH BX
POP AX

MOV CX, AX
POP BX

ADD AX, Y
POP BX

Q2) Which flag are tested in instruction JAE 1000 -

Q3) Develop a sequence of instructions that set the rightmost 4 bits of AX, where the leftmost

3 bits of AX and inputs bit 7, 8, 9 of AX.

Q4) Assuming DS = 1200H, BX = 0100H, SI = D250H,

Determine the address accessed by MOV [100H], DL
assuming real mode operation.

A1) AX is popped as it is.

A2) CF & ZF

A3) 12100 100H: offset address