shrite an instruction sequence to set up the 3 comocis of an 8253 located at 1/0 address 40H at fortons Comber 0 - Binary ctr' operating in mode o with ctr1 - BCD ctr operatif - node 2 with an invital value of 100H, operatif - node 4 with a ctr2 - Binary atr. operatif - node 4 with a invital court of 1FFFH. set up ctromode 8 MOV AL, 30H 00 T 43 11, AL ctr. 1 MOV AL, 55H ctr 2 Mor AL, B8H OUT 434, AL pad ctro [MOV AL, 34H 007 40H, AL MOV AL, 12H OUT YOH, AL Load ctr) Mor AL, 50H 8UT 41H', AL MOV AL, 8 14 DUT 41H, AL MOV AL, IFH DUT 42H, AL

8253 Examples

Design a programmable timer using 8253 and 8086. Interface 8253 at an address 0040H for counter 0 and write the following ALPs. The 8086 and 8253 run at 6 MHz and 1.5 MHz respectively,

- 1. To generate a square wave of period 1 ms.
- 2. To interrupt the processor after 10 ms.
- 3. To derive a monoshot pulse with quasistable state duration 5 ms.

Solution: Neglecting the higher order address lines (A₁₆-A₈) the interfacing circuit diagram is shown in Fig. 1.10. The 8253 is interfaced with lower order data bus (D₀-D₇), hence A₀ is used for selecting the even bank. The A₀ and A₁ of the 8253 are connected with A₁ and A₂ of the processor. The counter addresses can be decoded as given below. If A₀ is 1, the 8253 will not be selected at all.

i. For generating a square wave, 8253 should be used in mode 3.

Let us select counter 0 for this purpose, that will be operated in BCD mode (may even be operated in HEX mode). Now suitable count is to be calculated for generating 1 ms time period.

f=1.5MHz. $T=1/1.5X10^{-6}=0.66\mu s$

If N is the number of T states required for 1ms.

 $N=1X10^{-3}/0.66x10^{-6}=1.5x10^{3}$

=1500 states

The control word is decided as below




Fig1.10 Interfacing 8253 with 8086

Assembly language program

CODE SEGMENT

A

ASSUME CS:CODE

START: MO

MOV AL,70H

OUT 46H.AL

MOV AL.98H

OUT 42H.AL

MOV AL.3AH

OUT 42H.AL

MOV AH.4CH

INT 21H

CODE ENDS

END START

:Initialise 8253 with

:Counter1 in mode0

:Load 98H as LSB of count

:In count reg of counter1

:15 decimal in MSB as a

of counterl

:Return to DOS

iii. For generating a 5ms quasistable state duration, the count required is calculated first. The counter 2 of 8253 is used in model, to count in binary. The OUT2 signal normally remains high after the count is loaded, till the trigger is applied. After the application of trigger signal, the output applied low in the next cycle, count down starts and whenever goes low in the next cycle, count down starts and whenever the count goes zero the output again goes high. Number of T states required for 05ms delay

 $=5X10^{-3}/0.66x10^{-6}$

=7500 states

=1D4C H

The control word is decided as below

SC_1	SC ₀	RL_1	RL_0	M_2	M_1	M_0	BCD	
1	0	1	1	0	0	1	0	=B2H

Assembly language program

CODE SEGMENT ASSUME CS:CODE

START:

MOV AL.B2H

OUT 46H,AL

MOV AL,4CH

OUT 44H.AL

MOV AL. 1DH

OUT 44H.AL

MOV AH,4CH

INT 21H

CODE ENDS

END START

:Initialise 8253 with

:Counter2 in mode1

;Load 4CH (LSB of count)

:Into-count register

:Load1DH (MSB of count)

:Into count register

:Return to DOS