


Subroutine/Handling instructions

↳ small segment of program/instruction.


Bus Cycle $\text{CLK freq} = 5 \text{ kHz}$




8086 → has at least 4 Tstates; at max 6 Tstates.

→ Bus cycle → sequence of events that starts with an address being output followed by read/write data bytes.

Memory Write: on the system bus.



* ADD/
Data bus



* M/I/O

if reading or writing in memory then high.

DEN.

Data enable signal.

RD

we are writing hence low.

WR


we are writing hence writing

DT/R

data transfer

IO Write: everything remains except M/I/O goes low

Memory Read Bus cycle




During the first clocking period in T_1 many things happens.

→ The address of memory or IO location is sent out via the address bus during T_1 .


During T_1 control signals ALE, DT/R, IO/M are also output.

M/I/O signal indicates whether the address indicates Memory or IO address.

- During read cycle T_2 becomes the wait state and this clocking period provides the memory, the time to access the data.
- During T_4 all bus signals are deactivated and the preparation for next bus cycle.






IO Read Timing diagram




Handshake Organization of Memory Space

Memory Address Space Organization:

- Odd address bus is unaligned and takes 2 bus cycle to execute.
- Even addressed bus is said to be aligned and takes 1 bus cycle to execute.



- A₀ is used for the selection of even bank.
- The last bit of address is zero (always)



Even addressed word: LSB is located at even address

Odd addressed word: [LSB is located at odd address and corresponding HSB at odd address]

address and corresponding

HSB at even address

Date: / /
Page No.

Date: / /
Page No.

INTERRUPTS

#	S ₂	S ₁	S ₀	CPU cycle.
- - -	-	-	-	- - -
0	0	0	0	INTA
0	0	1	0	Read I/O port
0	1	0	1	Write I/O port
0	1	1	0	Halt.
0	1	0	0	Instruction fetch
1	0	1	0	Read memory
1	0	0	1	Write memory
1	0	1	0	NCI
1	1	1	1	-

- Internal Interrupt (e.g. divide by 0) → high priority
- NMI
- Software Interrupt (e.g. INTA5) → low priority
- Hardware interrupt.
 - ↳ further divided into TYPE0 - TYPE255 towards lower priority
 - Interrupt changes the programming environment.
- ISR ← interrupt Service Routine

- MPR will stop execution of program and control is given to ISR.

- highest priority interrupt can halt lower priority interrupt.

Interrupt Vector Table

IP end CS takes 2	Location
CS255	255
IP256	
CS254	
IP254	
CS253	
IP253	
CS2	32
IP2	2
CS1	1
IP1	1
CS0	0
IP0	0

hardware interrupt.

Vectors 5 - 31 reserved.

→ 3 → Breakpoint
4 → Overflow.



• divide by zero.

- Vector 0, 1, 3 & 4 are internal interrupt
- The pointer table is located at the low address end of the memory address space @ 0050H and ends at 03FFH. It starts at 0050H
- Each of 256 pointers requires 2 words of memory. These words are stored at even address boundary (for faster execution).
- The higher address word of 2-word vector is called base address which identifies the program memory segment in which the service routine resides and for this reason it is loaded in code segment.
- The software interrupt instruction (INTN) executing this instruction causes transfer of program control to the subroutine pointed to by the vector for type number N specified in the instruction.
- External hardware interrupt at the INTR pin is enabled by setting the interrupt flag, other no interrupt services will be provided.
- ④ At what address should a vector be stored in memory
(CS = $\overline{RD} \cdot IP = 60$) be stored in memory


0050 + 60₁₆
240 To 60

0050
60
60 (60)
60 (60)

8253 - Programmable Interval Timer



It has 3 down selectable and presetable



\Rightarrow Different modes of 8253 PIT

A. Mode 0: Interrupt on terminal count

- 1 clock pulse 1 count.

- Gate holds the counting.


- 3 counters are programmed independently.
- 8253 works in 6 different modes.
- Control word reg \rightarrow 8 bit reg. [whatever value we put, IC performs corresponding tasks]

Date: / /
Page No.

Date: / /
Page No.

MODE : Programmable ONE shot.

MODE 3: RATE Generator.



WR.

$n=5$




GATE

$n=5$



OUT

$n=4$



OUT
→ -ve pulse of controllable bit.


CLK

$n=5$



OUT

$n=5$



- Whenever gate signal goes high w/ shorts counting from 'n'.

CLK

$n=5$



OUT

$n=5$



Counting restarted
at Gate pulse
goes from low to high.



OUT

$n=5$

It starts from 5 because 4 has now not been loaded yet.

WR

$n=5$

OUT

$n=4$

but now because 4 was previously stored hence started from 4.

Gate

$n=5$

OUT


$n=4$

Gate


$n=5$

Counting restarted
at Gate pulse
goes from low to high.

MODE 4: Software triggered strobe



→ pulse will be high for $\frac{n}{2}$ pulses
and low for $\frac{n}{2}$ pulses.



(n=3)

Counting starts when ~~WR~~ GATE count is loaded

MODE 5: Hardware Triggered Strobe

negative
pulse.

- pulse will remain high for $(m+1)/2$ pulses
- pulse will remain low for $(m-1)/2$ pulses.

→ Role of GATE signal is same as that of the same
in RATE generator.

GATE

OUT
(n=4)

GATE

OUT
(n=4)

- Counting will not start unless gate signal goes high

$$4f_{tr} = f_c \Rightarrow n=4$$

(a) Write an instruction sequence to setup the 3 counters of 8253 located at IO address of 40H as follows:

(b) CTR0 \leftarrow Binarycounter operating in Mode 0 with an initial value of 1234H.

(b) CTR1 \leftarrow BCD counter operating in Mode 2 with an initial value of 0000H.

(c) CTR2 \leftarrow Binary counter operating in Mode 4 with an initial value of FFH.

Sol
It is given that counter CTR0 = 1011. It means

that
CTR0 = 40H

CTR1 = 41H

CTR2 = 42H

CWR = 43H.

first task is to obtain C.W.R.

(a) CWR will have

D₇D₆D₅D₄D₃D₂D₁D₀ = 30H

MOV AL, 30H
OUT U0H, AL
MOV AL, 121H
OUT U0H, AL

~~MOV AL, 001H
OUT U1H, AL
MOV AL, 01H
OUT U1H, AL.~~

Q)

Design a programmable timer using 8253 and 8086 interface 8253 at an address 40H for counter 0 second write the following ALP:

8086 runs at 8MHz and 8253 runs at 1.5 MHz.

(b) $\overline{0111101}$

(c) $\frac{10111000}{B \quad 8}$

(a) To generate a square wave of period 1 millisecond.

8255 - Programmable Peripheral Interface.

- (b) To interrupt a processor after 10 ms.
 (c) To derive a monoshot pulse with a duration of 5 ms.

SOL (a) CLW. = $00110111 = 37H$.

MOV AL, 37H
OUT U8H, AL

PAS - 1 40 - PAS
PA2 - 2 39 - PAS
PA1 - 3 38 - PAS
PA0 - 4 PAS
RD
WR
CS / RESET
GND
DO
AI
AO
PC7
PC6
PC5
PC4
PC0
PC1
PC2
PC3
PB0
PB1
PB2
PB3

MOV AL, 00H
OUT U0H, AL
MOV AL, 15H
OUT U0H, AL.

(b) SOL CLW = $00110000 = 30H$

MOV AL, 3DH
OUT U8H, AL.

1500
35

MOV AL, 981H
OUT U0H, AL
MOV AL, 8AH
OUT U0H, AL

1500
35
PB1
PB2
PB3
PB4
PB5






























CLW = $00110011 = 33H$

MOV AL, 33H
OUT U3H, AL
MOV AL, 00H
OUT U0H, AL
MOV AL, 35H.

OUT U0H, AL.

each pin of PA, PB & PC can act as an input and output pins.

→ Using handshake one signal with two foot MPR and below MPR / Peripheral to synchronize them.



→ BSR — Bit Set Reset

- writes spec. Port C to set or reset individual pin

→ I/O → MODE 0 ← used as simple I/O port.

handshake mode where Port A / Port B or both


Mode 1 ← use bits of ports to have handshake.

Mode 2 ← Port A used for bidirectional data transfer and Port B can be

either in mode 0 or Mode 1. uses handshake signals.

\overline{CS}	Address	Port
A7 A6 A5 A4 A3 A2	A1 A0	PA
1 0 0 0 0 0	0 0	PA
1 1 1 1 1 1	81 80 82 83	PC

CW for I/O mode



$\% \text{Mode} = 1$

$\text{BSR} = 0$

$$\rightarrow \text{Port B: } 1 = 1/\bar{P}$$

$0 = 0/P$

$\rightarrow \text{Mode Selection}$

$0 = \text{Mode} 0$

$1 = \text{Mode 1}$

$\Rightarrow \text{Port C} (PC7-PC4)$

$$1 = 1/\bar{P}; 0 = 0/\bar{P}$$

$\rightarrow \text{Port A: } 1 = 1/\bar{P}; 0 = 0/P$

Group A

a) Write BSR CW subroutine to set bit PC7 and PC3

and clear them after 10 ms.

S R

cw: $0 \times \dots \times 1111$ PC7 = OF OF

~~OF~~

cw: $0 \times \dots \times 011\cancel{0}$ PC0 = OE OE

MOV AL, OFH

OUT 83H, AL

MOV AL, OEH

OUT 83H, AL

CALL DELAY ; 10 ms delay

MOV AL, OEH

OUT 83H, AL


MOV AL, OEH

OUT 83H, AL

But Mode 1 in group A then Mode 0 and 1 can be selected in group B.

Mode 2 is selected in group B, then Mode 2 will be selected in group B, and similarly for Mode 0.

CW for BSR mode (works only for port C)



$000 - \text{BSR} 0$

$010 - \text{BSR} 2$

$011 - \text{BSR} 3$

$100 - \text{BSR} 4$

$101 - \text{BSR} 5$

$110 - \text{BSR} 6$

$111 - \text{BSR} 7$

$I = \text{SEL}$

$I = \text{SET}$

$I = \text{RESET}$

Q) 8055
a) An 8086 base minicomputer is required to drive an LED connected to port B base on a switch bit-2 of port B base on port A. If both inputs connect to bit 6 and 7 of port A. If both switches are either high or low, then turn led ON otherwise OFF.

Sol
10010000 = 90H; Set up port A as input and port B as output.

CW = 10001001 = 89H.
Q) Interface 8 key and 8 LED with 8086 through 8255. Write a program to flash 8 LEDs connected to port B until port C becomes FFH & port address of port A = A8H.

MOV AL, 89H
OUT ABH, AL.

MOV AL, FFH.

OUT AH, AL
CALL DELAY; 1s delay.

MOV AL, 00H.

OUT AH, AL.

JMP BEGIN.

IN AL, AH.

CMP AL, FFH.

JNE HALT.

HALT

END

Q) To interface stepper motor using 8086 and 8255

Motion Step Hex value.

clockwise.

1 03

2 06

3 0C

4 09

5 03

Anti-clock 1 03

2 09

3 0C

4 06

5 03

original
MOV AL, 90H
OUT 83H, AL

IN AL, 80H
AND AL, COH.

JPE *
MOV AL, 00H.

OUT 81H, AL.

JMP BEGIN.

* MOV AL, 041H

OUT 81H, AL

JMP BEGIN

HLT

rotate SM card in clockwise and anti clockwise direction

$$1000000 = 80H$$

{ MOV AL, 80H
OUT 80H, AL
MOV :

- Q) Interface an 8 bit DAC to 8086 through 8255 and write the following program:
 (a) to generate a square wave
 (b) to generate ~~sawtooth~~ triangular wave.

use Port A as 90H.

MOV CX ~~ffff~~ ffff.

MOV AL
MOV AL, 80H
OUT 90H, AL
CMP AL, 00H
JE *

MOV AL, FFH.

```

    MOV AX, 00H
    MOV AL, 00H
    JE *
    MOV BL, 00H
    * MOV BK, FFH
    ** CMP BL, FFH
    JE #2
    DCL AL
    JMP #3
    #2 INC AL
    #3 OUT 90H, AL
    CALL DELAY;
    JMP #4
  
```

DMA - 8257 (direct memory access controller)


IOR	I	J	49	47	
IOW			A6		• transfer bytes of data
MEMR			A5		two peripherals to
MENW			A4		RAM through MPR
NOP			A3	EOP	
READY			A2		
HLOA			A1		
ADSTB			A0	VCC	• It takes 2 μs to transfer
AEN			DB0		1 byte of data
HRS			DB1		whereas MPR takes
CS			DB2		> 5 μs for the same
CLK			DB3		operation.
RESET			DB4		
DACK2			DB5	DACK0	
DACK3			DB6	DACK1	
DREQ3			DB7		
DREQ2					
DREQ1					
DREQ0					
GND					

- 2 modes → Block transfer DMA → When peripheral is much faster than MPR, entire block of data is transferred and then MPR continues.
- Cycle Stealing. → associated with 1 byte of data
- When MPR is in wait state, it performs data transfer. (transferring small data.)

Date: / /
 Page No.

3 Register → Address Register → Stores the address of the loc data has to transfer.
 automatically execute whenever DMA has to transfer.
 Terminal COUNT Reg → Stores the length of data that has to be transferred.
 whenever 1 byte of data is transferred, this Reg is dec. by 1.
 Status Reg → gives info if DMA is processing / over.

- MPR sends req. to DMA to transfer data.
- In response DMA sends HOLD signal.
- When all ~~the~~ current inst. are over then MPR will give HOLDA signal to DMA.



- On DREQ, DMA sends INT to MPR and HOLD to RAM.
- after completion of current instruction, MPR send HOLDA.
- When DMA receives HOLDA, DMA send DACK to I/O device.
- DMA send Address to address bus which is received by RAM.

Date: / /
 Page No.

ADSTB ← address strobe is similar to ALE of 8086
 HRQ ← hold request. Similar to HOLD of 8086
 EOP ← end of process. When DMA transfer is over then it goes high.

ADSTB ← or ~~address~~ DMA address latch connected to address line ⁱⁿ DB7 to DB0



→ higher order address bus of 8086
 → 8086 has ~~one~~ address and data bus multiplexed.
 → ~~ADSTB~~ ADSTB works similar to 8086 ALE but with higher order address bys of 8086.

AEN basically it locks the value at higher order address bits. Higher order bits are not used in DMA but are just locked.

AEN
 A0-A7 and DB0-DB7 are both connected to lower order addressbus of 8086 and info that signal on those data or address is represented by AEN signal.

8259 - Priority Interrupt Controller

- ~~8259~~ acts as a manager in an interrupt driven system.
- can handle upto 8 levels of interrupt which can further be cascaded upto 64 levels of interrupt request.



Date: / /
Page No.

Date: / /
Page No.

IR₀-IR₇ ← interrupt request
SP/EN ← mode ← slave enable (master)

- the slave program pin is used to specify if 8259 is working as master or slave. If this pin is high then 8259 work as master otherwise slave.

IR₀-IR₇ ← 8 interrupt request given by 8 independent 8259 through INT pin on each of them *

- 8259 resolves priority of different interrupt and then sends to MPR

CAS₀-CAS₂ ← for a master 8259 CAS pins are output pins and for a slave 8259 CAS pins are input.

- When 8259 is a master i.e. When it accepts interrupt req. from other 8259s, the CALL opcode is generated by the master in response to the first Acknowledge interrupt.

- The vector/vectored address is given
- The master puts out an id code of 3 bits on the CAS₀-2 lines
- The Slave 8259 accepts these 3 signals as input and compare the code put out by the master with the codes assigned to them during initialization. The slave thus selected had originally placed an interrupt request to master 8259 but sent the address during the 2nd INTA pulse.

IRR ← Interrupt Request Register
PR ← Priority Register
• describes priority of IR based on mode.
ISR ← In Service Register
IMR ← Interrupt Mask Register
• If a lower priority interrupt is required to service then it is used as it masks a higher priority interrupt.

→ Mode 0: fully nested mode. (default)

• In this mode, the highest priority is assigned to IR0 and lowest priority to IR7

→ Automatic Rotation mode

This mode is used in an interrupt structure, where the interrupt must be assigned equal priority.

The last serviced interrupted IRX is automatically assigned lowest priority then the next interrupt IR(2ⁿ) is assigned highest priority

→ Specific Rotation mode.

~~lowest priority is assigned~~
Lowest priority can be assigned to any of the interrupt levels and the next interrupt level/req is automatically assigned highest priority.

→ Special Mask Mode.

~~for this mode~~
This mode is used to selectively enable lower priority interrupt level and simultaneously mask higher priority interrupt.

→ ISR: It is used to store information about the interrupt currently being serviced.

→ PR: It determines the priority of interrupt requesting service based on priority mode set out in the command words

→ IRR: This is used to store information about the interrupt input requesting service

→ IMR: This Reg. can be programmed by the command word to store the bits which mask the specific interrupt. So the interrupts that are being masked by program in LWR will not be recognized and serviced even if it sets the corresponding bit in IRR.