#### 8086 MICROPROCESSOR



Author: Bharat Acharya Sem IV – Electronics Mumbai 2018

## INTERFACING AND WORKING OF A "SINGLE" 8259

A single 8259 can accept 8 interrupts.

Whenever a device interrupts 8259, 8259 will interrupt the  $\mu P$  on INTR pin.

Hence, first the INTR signal of the  $\mu P$  should be enabled using the STI instruction.

8259 is initialized by giving ICW1 and ICW2 (compulsory) and ICW4 (optional).

Note that **ICW3** is **not given** as Single 8259 is used. OCWs are given if required.

**Once** 8259 is **initialized**, the **following sequence** of events takes place when one or more **interrupts occur** on the IR lines of the 8259.

- 1) The **corresponding bit** for an interrupt is **set in IRR**.
- 2) The **Priority Resolver checks** the 3 registers:

**IRR** (for highest interrupt request)

**IMR** (for the masking Status)

**InSR** (for the current level serviced)

and **determines** the **highest priority** interrupt.

It **sends** the **INT** signal **to** the  $\mu$ **P**.

- 3) The  $\mu P$  finishes the current instruction and acknowledges the interrupt by sending the first INTA pulse.
- 4) On receiving the first INTA signal, the corresponding bit in the InSR is set (indicating that now this interrupt is in service) and the bit in the IRR is reset (to indicate that the request is accepted).


  Per doubts contact Bharat Sir on 98204 08217

  8259 now prepares to send the Vector number N to the μP on the data bus.
- 5) The  $\mu$ P sends the second INTA pulse to 8259.
- 6) In response to the  $2^{nd}$  INTA pulse, 8259 sends the one byte Vector Number N to  $\mu$ P.
- 7) Now the  $\mu P$  multiplies N x 4, to get the values of CS and IP from the IVT.
- 8) In the AEOI Mode the InSR bit is reset at this point, otherwise it remains set until an appropriate EOI command is given at the End of the ISR.
- 9) The μP pushes the contents of Flag Register, CS, IP, into the Stack, Clears IF and TF and transfers program to the address of the ISR.. #Please refer Bharat Sir's Lecture Notes for this ...
- 10) The ISR thus begins.



## **BHARAT ACHARYA EDUCATION**

Videos | Books | Classroom Coaching E: bharatsir@hotmail.com M: 9820408217



#### **8086 MICROPROCESSOR**



Author: Bharat Acharya Sem IV – Electronics Mumbai 2018

# Interfacing and Working of "CASCADED" 8259

When more than one 8259s are connected to the  $\mu P$ , it is called as a Cascaded configuration.

A Cascaded configuration **increases** the **number of interrupts** handled by the system.

As the **maximum** number of **8259s** interfaced can be **9** (1 Master and 8 Slaves) the **Maximum** number of **interrupts** handled can be **64**.

The master 8259 has  $\overline{SP}$  /  $\overline{EN}$  = +5V and the slave has  $\overline{SP}$  /  $\overline{EN}$  = 0V.

Each slave's INT output is connected to the IR input of the Master.

The **INT** output of the **Master** is **connected** to the **INTR** input of the  $\mu P$ .

The master addresses the individual slaves through the CAS<sub>1</sub>, CAS<sub>1</sub>, CAS<sub>0</sub> lines connected from the master to each of the slaves.

First the INTR signal of the  $\mu P$  should be enabled using the STI instruction.

**Each 8259** (Master or Slave) has its own address and has to be initialized separately by giving ICWs as per requirement.

When an **interrupt request** occurs **on** a **SLAVE**, the events are performed:


- 1) The slave 8259 resolves the priority of the interrupt and sends the interrupt to the master 8259.
- 2) The master resolves the priority among its slaves and sends the interrupt to the  $\mu P$ .
- 3) The μP finishes the current instruction and responds to the interrupt by sending 2 INTA pulses.
- 4) In response to the first INTA pulse the following events occur:
  - i. The master sends the 3-bit salve identification number on the CAS lines.
  - ii. The Master sets the corresponding bit in its InSR.
  - iii. The Slave identifies its number on the CAS lines and sets the corresponding bit in its InSR.
- 5) In **response to** the **second INTA** pulse the **slave** places **Vector Number N** on the data bus.
- 6) During the 2<sup>nd</sup> INTA pulse the InSR bit of the slave is cleared in AEOI mode, otherwise it is cleared by the EOI command at the end of the ISR.
- 7) The µP pushes the contents of Flag Register, CS, IP, into the Stack, Clears IF and TF and transfers program to the address of the ISR.. #Please refer Bharat Sir's Lecture Notes for this ...
- 8) The ISR thus begins.



## **BHARAT ACHARYA EDUCATION**

Videos | Books | Classroom Coaching M: 9820408217

E: bharatsir@hotmail.com





## **8086 MICROPROCESSOR**

Author: Bharat Acharya Sem IV – Electronics Mumbai 2018

I/O map		A7	A6	<b>A5</b>	A4	А3	A2	A1	A0	I/O
8259	ICW1	0	1	0	0	0	0	0	0	40
Master	ICW2	0	1	0	0	0	0	1	0	42
8259	ICW1	0	1	1	0	0	0	0	0	60
Slave 0	ICW2	0	1	1	0	0	0	1	0	62
8259	ICW1	1	0	0	0	0	0	0	0	80
Slave 7	ICW2	1	0	0	0	0	0	1	0	82