
CADD JOB PROBLEMS

1. 8-bit BCD Adder


Design Code & RTL Schematic:



Test Bench Code & Waveform:



Technology schematic & Bitstream Generation:




Q2. FPGA Flow - Combinational & Sequential circuits


(i) Combinational circuit:

```
Y = \overline{A}\overline{B}\overline{C}\overline{D} + A\overline{B}\overline{C} + A\overline{B}C\overline{D} + ABD + \overline{A}\overline{B}C\overline{D} + B\overline{C}D + \overline{A}
```


Design Code & RTL Schematic:



Test bench and Waveform:



Technology Schematic & Bitstream generation:




(ii) Combinational circuit:


```
Y = ABC + ABD + ABE + ACD + ACE + (\overline{A+D+E}) + \overline{B}\overline{C}D + \overline{B}\overline{C}E + \overline{B}\overline{D}\overline{E} + \overline{C}\overline{D}\overline{E}
```

Design code & RTL Schematic:


```
21 module LOGIC2(A,B,C,D,E,Y);
22 input logic A,B,C,D,E;
23 output logic Y;
24 assign Y=( A&B&C | A&B&D | A&B&E | A&C&D | A&C&E | ~(A|B|E) | ~B&~C&E | ~B&~D&~E | ~C&~D&~E );
25 @ endmodule
```




Test bench code & Waveform:



Technology schematic & bitstream generation:




(iii) Two output function:





Design code & RTL Schematic:

```
21   module logic3(A,B,C,D,Y,Z);
22   input logic A,B,C,D;
23   ioutput logic Y,Z;
24   i assign Y= ( ~A&D | A&~C&D | A&~B&C | A&B&C&D );
25   i assign Z= ( B&D | A&~C&D );
26   endmodule
27   i
```




Test bench code & Waveform:







(iv) A circuit has four inputs and two outputs. The inputs, A3:0, represent a number from 0 to 15. Output P should be TRUE if the number is prime (0 and 1 are not prime, but 2, 3, 5, and so on, are prime). Output D should be TRUE if the number is divisible by 3. Give simplified Boolean equations for each output and sketch a circuit.

Design Code & RTL Schematic:



Testbench code & Waveform:






(v) A four-input priority encoder:


Design code and RTL Schematic:

```
21  module prio_enco(input logic [3:0] A, output logic [1:0] Y, output logic valid);
22  always_comb
23  casez(A)
24  4'b0001, 4'b001x, 4'b1xx : Y = 2'b00;
25  4'b0010, 4'b0011, 4'b01xx, 4'b1xx : Y = 2'b01;
26  4'b0100, 4'b0101, 4'b011x, 4'b1xx : Y = 2'b10;
27  4'b1000, 4'b1001, 4'b101x, 4'b11xx : Y = 2'b11;
28  default : Y = 2'b00;
29  endcase
30  assign valid = (A != 4'b0000);
31  endmodule
```

Test bench and Waveform:

```
21 🕏 module testbench;
      reg [3:0] A;
      wire [1:0] Y;
24
      wire valid;
26
      prio enco DUT (A, Y, valid);
27
28 👨
      initial begin
29 ¦
       A = 4'b00000; #10;
30
       A = 4'b0001; #10;
       A = 4'b0010; #10;
       A = 4'b0100; #10;
33
        A = 4'b1000; #10;
34
        A = 4'b1100; #10;
       A = 4'b1110; #10;
       A = 4'b1111; #10;
36
37 🖨
     end
38 🖒 endmodule
```





(vi) An eight-input priority encoder:


Design code and RTL Schematic:


```
Design coue and --

21 ⊕ module prio_enco(
22 input logic [7:0] A,
23 output logic [2:0] Y
24 );
25 ⊕ always_comb begin
26 ⊕ casez (A)
27 | 8'b00000001, 8'b0000001x, 8'b00001xx, 8'b0001xxx, 8'b001xxxx, 8'b01xxxxx, 8'b1xxxxxx; Y = 3'b000;
28 | 8'b0000010, 8'b000011xx, 8'b0001xxx, 8'b001xxxx, 8'b01xxxxx, 8'b1xxxxxx; Y = 3'b001;
29 | 8'b0000100, 8'b0001xxx, 8'b0001xxx, 8'b01xxxxx, 8'b1xxxxxx; Y = 3'b010;
30 | 8'b00001000, 8'b0001xxx, 8'b001xxxxx, 8'b1xxxxxx; Y = 3'b011;
31 | 8'b00100000, 8'b01xxxxx, 8'b1xxxxxx; Y = 3'b101;
32 | 8'b01000000, 8'b01xxxxxx, 8'b1xxxxxxx; Y = 3'b101;
33 | 8'b01000000, 8'b1xxxxxx; Y = 3'b110;
```

Test bench and waveform:

```
21 module testbench;
      reg [7:0] A;
23
      wire [2:0] Y;
24
      wire valid;
        prio_enco DUT (A, Y, valid);
      initial begin
       // Apply test cases
       A = 8'b00000000; #10;
28
       A = 8'b00000001; #10;
29
       A = 8'b00000010; #10;
       A = 8'b00000100; #10;
       A = 8'b00001000; #10;
       A = 8'b00010000; #10;
        A = 8'b00100000; #10;
34
        A = 8'b01000000; #10;
       A = 8'b10000000; #10;
36
37
        A = 8'b11111111; #10;
38
        $stop;
      end
40 🖨 endmodule
```






(vii) A 3:8 decoder:


Design code & RTL schematic:

```
21 \stackrel{\leftarrow}{\bigcirc} module deco38(input logic [2:0] a, output logic [7:0] y);
        always_comb
            case (a)
24
               3'b000 : y = 8'b00000001;
               3'b001 : y = 8'b00000010;
3'b010 : y = 8'b00000100;
               3'b011 : y = 8'b00001000;
               3'b100 : y = 8'b00010000;
              3'b101 : y = 8'b00100000;
3'b110 : y = 8'b01000000;
29
                                                                                                                        A[2:0]
                                                                                                                                                0[7:0]
                                                                                                                             Name: y_i (RTL_ROM)
Reference name: RTL_ROM
Type: RTL Memory.
               3'b111 : y = 8'b100000000;
               default: y = 8'bxxxxxxx;
           endcase
34 endmodule
```

Testbench code & Waveform:

```
module tb deco38;
23
      logic [2:0] a;
24
      logic [7:0] y;
25
26
      deco38 dut (a, y);
27
28 🖨
      initial begin
29
        a = 3'b000; #10;
30
        a = 3'b001; #10;
31
        a = 3'b010; #10;
32
        a = 3'b011; #10;
        a = 3'b100; #10;
33
34
        a = 3'b101; #10;
35
        a = 3'b110; #10;
36
        a = 3'b111; #10;
37 🖒
      end
38 🖨 endmodule
```






(viii) A 4-bit carry propagate adder (with no carry in or out)


Design code & RTL Schematic:

```
21 \( \operatorname{1} \) module carry_propagate_adder(
        input [3:0] A,
23
        input [3:0] B,
                                                                             Sum_i
24
        output [3:0] Sum
                                                  A[3:0]
                                                                    10[3:0]
                                                                                 O[3:0]
25
   ; );
                                                                                             Sum[3:0]
                                                                    I1[3:0]
                                                  B[3:0]
26
        assign Sum = A + B;
                                                                             RTL_ADD
27 🖨 endmodule
```


Testbench code & Waveform:

```
21 module carry_propagate_adder_tb;
      reg [3:0] A, B;
23
      wire [3:0] Sum;
24
      carry_propagate_adder uut (
25
26
        .A(A),
27
        .B(B),
28
        .Sum (Sum)
29
30
31 ⊜
      initial begin
32
        A = 4'b00000; B = 4'b00000; #10;
        A = 4'b0001; B = 4'b0001; #10;
33
34
        A = 4'b0010; B = 4'b0010; #10;
35
        A = 4'b0100; B = 4'b0100; #10;
36
        A = 4'b1000; B = 4'b1000; #10;
37
        A = 4'b1111; B = 4'b1111; #10;
38
        A = 4'b1101; B = 4'b1011; #10;
39
        A = 4'b0110; B = 4'b0111; #10;
40 :
        $finish;
41 🖨
42 endmodule
```







(ix) The FSM:





Design code & RTL Schematic:

```
21 module fsm(
       input logic clk,
       input logic reset,
24
       input logic A,
       input logic B,
26
       output logic Q
26 0
27 );
28 t
29 s
       typedef enum logic [1:0] {S0 = 2'b00, S1 = 2'b01, S2 = 2'b10} state_t;
       state_t state, next_state;
      always_ff @(posedge clk or posedge reset) begin
       if (reset)
           state <= S0;
      state <= next_state;
end</pre>
34
36 ⊕
37 ⊕
       always_ff @(state or A or B) begin
38 ⊝
39 ⊝
40 ⊝
        case (state)
           S0:
             if (~A) next_state = S0;
41 <del>(</del>)
42 <del>(</del>)
             else next_state = S1;
             if (~B) next_state = S1;
44 \bigcirc
45 \bigcirc
46 \bigcirc
             else next_state = S2;
             if (~A) next_state = S2;
47 🖒
             else next_state = S0;
48
           default: next_state = S0;
50 end
51 assi
      assign Q = (state == S2);
```










(b) Gray code counter:


Number	Gray code		
0	0	0	0
1	0	0	1
2	0	1	1
3	0	1	0
4	1	1	0
5	1	1	1
6	1	0	1
7	1	0	0


Design code & RTL Schematic:




Test bench code & Waveform:

```
21 module tb_binary_to_gray();
        logic [3:0] B;
23
        logic [3:0] G;
24
        binary_to_gray uut (
25
            .B(B),
26
             .G(G)
27
        );
28 🖯
        initial begin
29 ¦
           B = 4'b0000; #10;
            B = 4'b0001; #10;
30
            B = 4'b0010; #10;
31
            B = 4'b0011; #10;
32
33
            B = 4'b0100; #10;
34
            B = 4'b0101; #10;
35
            B = 4'b0110; #10;
36
            B = 4'b0111; #10;
37
            B = 4'b1000; #10;
38
            B = 4'b1001; #10;
39
            $finish;
40 🖨
        end
41 🖨 endmodule
```








Q3. FPGA Flow - Floating point multiplier

(i)

(a) Write the steps necessary to perform 32-bit floating-point multiplication


- i. Extract Components:
 - Parse the two 32-bit floating-point inputs into their components: sign (SSS), exponent (EEE), and mantissa (MMM).
 - o Representation: Floating-point= $(-1)S\cdot 1.M\cdot 2E \text{Floating-point} = (-1)^S \cdot 1.M \cdot 2^E \text{Float$
- 2. Handle Special Cases:
 - If any input is zero, the output is zero.
 - o If an input is infinity or NaN, follow IEEE rules for special values.
- 3. Calculate Sign:
 - XOR the sign bits of the two inputs to compute the sign of the result.
- 4. Exponent Addition:
 - o Add the exponents of the two inputs and subtract the bias (127127127).
- 5. Mantissa Multiplication:
 - o Multiply the mantissas (M1×M2M1 \times M2M1×M2), accounting for the implicit leading 1.
 - o The result is a 48-bit product. Normalize the result to ensure the leading bit is 1.
- 6. Truncate or Round:
 - o Round or truncate the mantissa to fit into 23 bits.
- 7. Reassemble the Result:
 - Combine the calculated sign, adjusted exponent, and normalized/truncated mantissa into a 32-bit floating-point format.

(b) Schematic of 32-bit floating point number





(c) Code:

Design code & RTL Schematic:




Test bench and waveform:






(a) Schematic of 32-bit prefix adder:




(c) Code:


Design code & RTL Schematic:

```
23 pmodule prefix_adder_32 (
        input [31:0] A, // 32-bit input A input [31:0] B, // 32-bit input B
26
        input Cin,
                        // Carry-in
        output [31:0] Sum, // 32-bit Sum output
        output Cout); // Carry-out
28
29
        wire [31:0] P, G; // Propagate and Generate
        wire [31:0] C; // Carry signals
        // Step 1: Generate Propagate and Generate signals
        assign P = A ^ B; // Propagate
        assign G = A & B; // Generate
        // Step 2: Build prefix tree for carry generation
34
        wire [31:0] C1, C2, C3, C4, C5;
36
        assign C1[0] = G[0] | (P[0] & Cin);
37
        genvar i;
38
        generate
          for (i = 1; i < 32; i = i + 1) begin...
42 ¦
        endgenerate
43
        assign C2[1] = C1[1];
44
        assign C2[0] = C1[0];
45
        generate
46 🛨
           for (i = 2; i < 32; i = i + 1) begin...
49
        endgenerate
        assign C3[3:0] = C2[3:0];
        generate
           for (i = 4; i < 32; i = i + 1) begin...
55 :
        endgenerate
56
        assign C4[7:0] = C3[7:0];
        generate
           for (i = 8; i < 32; i = i + 1) begin...
61 ¦
        endgenerate
62
        assign C5[15:0] = C4[15:0];
63
64 <del>+</del>
           for (i = 16; i < 32; i = i + 1) begin...
67
        endgenerate
68
69
        // Step 3: Generate carries and final sum
        assign C[0] = Cin;
        assign C[31:1] = C5[30:0];
        assign Cout = C5[31];
73
        assign Sum = P ^ C;
74
75 \bigcirc endmodule
```



Test bench and waveform:





(iii) Delay Analysis

- Delay of Prefix Tree:
 - o The Kogge-Stone adder requires $\log_{2}(32)=5\log_{2}(32)$
 - o Each level involves a two-input gate with a delay of 100 ps.
 - o Total delay = 5×100=5005 \times 100 = 5005×100=500 ps.

(iv) Pipelined 32-Bit Prefix Adder

Fastest Frequency:

- Critical path delay per stage = 100 ps.
- Maximum frequency = 10GHz

(v) Schematic for pipelined 32 bit prefix adder:

```
23 module pipelined prefix adder 32 (
        input [31:0] A, B,
25 ¦
        input Cin,
26
        output reg [31:0] Sum,
27 !
        output reg Cout,
28 ¦
        input clk, reset
29 1);
30
        // Internal pipeline registers
31
        reg [31:0] P1, G1, P2, G2, P3, G3, P4, G4, P5, G5;
32 ¦
        reg Cin1, Cin2, Cin3, Cin4, Cin5;
33 ¦
34
       // Pipeline Stage 1: Generate Propagate and Generate signals
35 🖨
        always @(posedge clk or posedge reset) begin
36 🖨
            if (reset) begin
37 ¦
                P1 <= 0; G1 <= 0; Cin1 <= 0;
38 🖨
            end else begin
39 ¦
               P1 <= A ^ B;
40
                G1 <= A & B;
41 !
                Cin1 <= Cin;</pre>
42 🖨
            end
43 🖨
        end
44
45 🖨
        // Pipeline Stage 2: Compute Level 1 carry
46 ¦
        // Add further stages as shown in part (a) for pipelined generation
47 🖨
        // ...
48 🖒 endmodule
40 :
```