

CADD JOB PROBLEMS


1. 8-bit BCD Adder

Design Code & RTL Schematic:

```

22 module BCD_Adder (
23     input logic [7:0] A,B,
24     input Cin,
25     output [7:0] S,
26     output c
27 );
28     wire [3:0] sum0,sum1;
29     wire x0,x1;
30     wire [3:0] y,z;
31     wire cc0,cc1;
32     assign {x0,sum0}=A[3:0]+B[3:0]+Cin;
33     assign cc0=(sum0>4'd9)?1'b1:1'b0;
34     assign y=cc0?sum0+4'd6:sum0;
35     assign {x1,sum1}=A[7:4]+B[7:4]+cc0;
36     assign cc1=(sum1 > 4'd9)?1'b1:1'b0;
37     assign z=cc1?sum1+4'd6:sum1;
38     assign S={y,z};
39     assign c=x1|cc1;
40 endmodule
41

```




Test Bench Code & Waveform:



```

21 module BCD_Adder_tb;
22     reg [7:0] A, B;
23     reg Cin;
24     wire [7:0] S;
25     wire c;
26     BCD_Adder uut (A,B,Cin,S,c);
27     initial
28     begin
29         A = 8'b00000010; B = 8'b00000011; Cin = 0; #10;
30         A = 8'b00001001; B = 8'b00000010; Cin = 0; #10;
31         A = 8'b01011000; B = 8'b01001001; Cin = 0; #10;
32         A = 8'b00000101; B = 8'b00000101; Cin = 1; #10;
33         A = 8'b10011001; B = 8'b10011001; Cin = 0; #10;
34         A = 8'b00000000; B = 8'b00000000; Cin = 0; #10;
35         A = 8'b00100110; B = 8'b00010101; Cin = 1; #10;
36     end
37 endmodule

```



Technology schematic & Bitstream Generation:



Q2. FPGA Flow – Combinational & Sequential circuits

(i) Combinational circuit:


$$Y = \overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}\overline{C} + \overline{A}\overline{B}\overline{C}\overline{D} + ABD + \overline{A}\overline{B}\overline{C}\overline{D} + \overline{B}\overline{C}\overline{D} + \overline{A}$$

Design Code & RTL Schematic:

```

21 module logic1 (
22     input logic A, B, C, D,
23     output logic Y);
24     assign Y = ~A | (A&B&D) | (A&C&(~D)) | (A&(~B)&(~C));
25 endmodule
26

```




Test bench and Waveform:



```

21 module logic1_tb;
22     reg A,B,C,D;
23     wire Y;
24     logic1 dut(A,B,C,D,Y);
25     initial
26     begin
27         #20;A=0;B=0;C=0;D=0;
28         #10;A=0;B=0;C=0;D=1;
29         #10;A=0;B=0;C=1;D=0;
30         #10;A=0;B=0;C=1;D=1;
31         #10;A=0;B=1;C=0;D=0;
32         #10;A=0;B=1;C=0;D=1;
33         #10;A=0;B=1;C=1;D=0;
34         #10;A=0;B=1;C=1;D=1;
35         #10;A=1;B=0;C=0;D=0;
36         #10;A=1;B=0;C=0;D=1;
37         #10;A=1;B=0;C=1;D=0;
38         #10;A=1;B=0;C=1;D=1;
39         #10;A=1;B=1;C=0;D=0;
40         #10;A=1;B=1;C=0;D=1;
41         #10;A=1;B=1;C=1;D=0;
42         #10;A=1;B=1;C=1;D=1;
43     end
44 endmodule

```



Technology Schematic & Bitstream generation:



(ii) Combinational circuit:


$$Y = ABC + ABD + ABE + ACD + ACE + \overline{(A + D + E)} + \overline{BCD} + \overline{BCE} + \overline{BDE} + \overline{CDE}$$

Design code & RTL Schematic:

```

21 module LOGIC2 (A,B,C,D,E,Y);
22   input logic A,B,C,D,E;
23   output logic Y;
24   assign Y=( A&B&C | A&B&D | A&B&E | A&C&D | A&C&E | ~(A|B|E) | ~B&~C&D | ~B&~C&E | ~B&~D&~E | ~C&~D&~E );
25 endmodule
26

```




Test bench code & Waveform:



```

21 module LOGIC2_tb;
22   reg A,B,C,D,E;
23   wire Y;
24   LOGIC2 dut (A,B,C,D,E,Y);
25   initial
26   begin
27     #10;A=0;B=0;C=0;D=0;E=0;
28     #10;A=0;B=0;C=0;D=0;E=1;
29     #10;A=0;B=0;C=0;D=1;E=0;
30     #10;A=0;B=0;C=0;D=1;E=1;
31   end
32 endmodule


```



Technology schematic & bitstream generation:



(iii) Two output function:




Design code & RTL Schematic:

```

21 module logic3(A,B,C,D,Y,Z);
22   input logic A,B,C,D;
23   output logic Y,Z;
24   assign Y= ( ~A&D | A&~C&D | A&~B&C | A&B&C&D );
25   assign Z= ( B&D | A&~C&D );
26 endmodule
27

```




Test bench code & Waveform:



```

21 module logic3_tb;
22   reg A,B,C,D;
23   wire Y,Z;
24   logic3 dut(A,B,C,D,Y,Z);
25   initial
26   begin
27     #20;A=0;B=0;C=0;D=0;
28     #10;A=0;B=0;C=0;D=1;
29     #10;A=0;B=0;C=1;D=0;
30     #10;A=0;B=0;C=1;D=1;
31     #10;A=0;B=1;C=0;D=0;
32     #10;A=0;B=1;C=0;D=1;
33     #10;A=0;B=1;C=1;D=0;
34     #10;A=0;B=1;C=1;D=1;
35     #10;A=1;B=0;C=0;D=0;
36     #10;A=1;B=0;C=0;D=1;
37     #10;A=1;B=0;C=1;D=0;
38     #10;A=1;B=0;C=1;D=1;
39     #10;A=1;B=1;C=0;D=0;
40     #10;A=1;B=1;C=0;D=1;
41     #10;A=1;B=1;C=1;D=0;
42     #10;A=1;B=1;C=1;D=1;
43   end
44 endmodule

```



Technology schematic & Bitstream generation:




(iv) A circuit has four inputs and two outputs. The inputs, $A_3:0$, represent a number from 0 to 15. Output P should be TRUE if the number is prime (0 and 1 are not prime, but 2, 3, 5, and so on, are prime). Output D should be TRUE if the number is divisible by 3. Give simplified Boolean equations for each output and sketch a circuit.

Design Code & RTL Schematic:

```

21 module PIME(
22     input logic [3:0] A,
23     output logic P,D
24 );
25     assign P = ((A[3] & !A[2] & A[1] & !A[0]) | (!A[3] & !A[2] & A[1] & A[0]) | (!A[3] & A[2] & !A[1] & A[0]) | (!A[3] & A[2] & A[1] & !A[0]) | (A[3] & !A[2] & A[1] & A[0]) | (A[3] & A[2] & !A[1] & A[0]) | (A[3] & A[2] & A[1] & !A[0]) | (A[3] & A[2] & A[1] & A[0]));
26     assign D = ((A[3] & !A[2] & !A[1] & !A[0]) | (!A[3] & !A[2] & A[1] & A[0]) | (!A[3] & A[2] & A[1] & !A[0]) | (A[3] & !A[2] & !A[1] & A[0]) | (A[3] & A[2] & !A[1] & A[0]) | (A[3] & A[2] & A[1] & !A[0]) | (A[3] & A[2] & A[1] & A[0]));
27 endmodule

```




Testbench code & Waveform:


```

21 module PIME_tb;
22     reg [3:0] A;
23     wire P, D;
24     PIME dut (A,P,D);
25     initial
26     begin
27         A = 4'd0; #10;
28         A = 4'd1; #10;
29         A = 4'd2; #10;
30         A = 4'd3; #10;
31         A = 4'd4; #10;
32         A = 4'd5; #10;
33         A = 4'd6; #10;
34         A = 4'd7; #10;
35         A = 4'd8; #10;
36         A = 4'd9; #10;
37         A = 4'd10; #10;
38         A = 4'd11; #10;
39         A = 4'd12; #10;
40         A = 4'd13; #10;
41         A = 4'd14; #10;
42         A = 4'd15; #10;
43     end
44 endmodule

```



Technology schematic & Bitstream generation:




(v) A four-input priority encoder:

Design code and RTL Schematic:

```

21 module prio_enco(input logic [3:0] A, output logic [1:0] Y, output logic valid);
22     always_comb
23     casez(A)
24         4'b0001, 4'b001x, 4'b01xx, 4'b1xxx : Y = 2'b00;
25         4'b0010, 4'b0011, 4'b01xx, 4'b1xxx : Y = 2'b01;
26         4'b0100, 4'b0101, 4'b011x, 4'b1xxx : Y = 2'b10;
27         4'b1000, 4'b1001, 4'b101x, 4'b11xx : Y = 2'b11;
28         default : Y = 2'b00;
29     endcase
30     assign valid = (A != 4'b0000);
31 endmodule

```




Test bench and Waveform:



```

21 module testbench;
22     reg [3:0] A;
23     wire [1:0] Y;
24     wire valid;
25
26     prio_enco DUT (A, Y, valid);
27
28     initial begin
29         A = 4'b0000; #10;
30         A = 4'b0001; #10;
31         A = 4'b0010; #10;
32         A = 4'b0100; #10;
33         A = 4'b1000; #10;
34         A = 4'b1100; #10;
35         A = 4'b1110; #10;
36         A = 4'b1111; #10;
37     end
38 endmodule

```



Technology schematic & Bitstream generation:



(vi) An eight-input priority encoder:

Design code and RTL Schematic:

```

21 module prio_enco(
22     input logic [7:0] A,
23     output logic [2:0] Y
24 );
25     always_comb begin
26         casez (A)
27             8'b00000001, 8'b0000001x, 8'b000001xx, 8'b0001xxxx, 8'b001xxxxx, 8'b01xxxxxx, 8'b1xxxxxxx: Y = 3'b000;
28             8'b0000010, 8'b0000011x, 8'b00001xxx, 8'b0001xxxx, 8'b001xxxxx, 8'b01xxxxxx, 8'b1xxxxxxx: Y = 3'b001;
29             8'b0000100, 8'b000011xx, 8'b0001xxxx, 8'b001xxxxx, 8'b01xxxxxx, 8'b1xxxxxxx: Y = 3'b010;
30             8'b0001000, 8'b00011xxx, 8'b001xxxxx, 8'b01xxxxxx, 8'b1xxxxxxx: Y = 3'b011;
31             8'b0010000, 8'b001xxxxx, 8'b01xxxxxx, 8'b1xxxxxxx: Y = 3'b100;
32             8'b0100000, 8'b01xxxxxx, 8'b1xxxxxxx: Y = 3'b101;
33             8'b1000000, 8'b1xxxxxxx: Y = 3'b110;
34             8'b1000000: Y = 3'b111;
35
36             default: Y = 3'b000; // Default case for no valid input
37         endcase
38     end
39 endmodule

```




Test bench and waveform:



```

21 module testbench;
22     reg [7:0] A;
23     wire [2:0] Y;
24     wire valid;
25     prio_enco DUT (A, Y, valid);
26     initial begin
27         // Apply test cases
28         A = 8'b00000000; #10;
29         A = 8'b00000001; #10;
30         A = 8'b00000010; #10;
31         A = 8'b00000100; #10;
32         A = 8'b00001000; #10;
33         A = 8'b00010000; #10;
34         A = 8'b00100000; #10;
35         A = 8'b01000000; #10;
36         A = 8'b10000000; #10;
37         A = 8'b11111111; #10;
38         $stop;
39     end
40 endmodule

```



Technology schematic & Bitstream generation:




(vii) A 3:8 decoder:

Design code & RTL schematic:

```

21 module deco38(input logic [2:0] a, output logic [7:0] y);
22     always_comb
23     case (a)
24         3'b000 : y = 8'b00000001;
25         3'b001 : y = 8'b00000010;
26         3'b010 : y = 8'b00000100;
27         3'b011 : y = 8'b00001000;
28         3'b100 : y = 8'b00010000;
29         3'b101 : y = 8'b00100000;
30         3'b110 : y = 8'b01000000;
31         3'b111 : y = 8'b10000000;
32         default: y = 8'bxxxxxxxx;
33     endcase
34 endmodule

```




Testbench code & Waveform:


```

21 module tb_deco38;
22
23     logic [2:0] a;
24     logic [7:0] y;
25
26     deco38 dut (a, y);
27
28     initial begin
29         a = 3'b000; #10;
30         a = 3'b001; #10;
31         a = 3'b010; #10;
32         a = 3'b011; #10;
33         a = 3'b100; #10;
34         a = 3'b101; #10;
35         a = 3'b110; #10;
36         a = 3'b111; #10;
37     end
38 endmodule

```

Technology schematic & Bitstream generation:




(viii) A 4-bit carry propagate adder (with no carry in or out)

Design code & RTL Schematic:

```

21 module carry_propagate_adder(
22     input [3:0] A,
23     input [3:0] B,
24     output [3:0] Sum
25 );
26     assign Sum = A + B;
27 endmodule

```




Testbench code & Waveform:


```

21 module carry_propagate_adder_tb;
22     reg [3:0] A, B;
23     wire [3:0] Sum;
24
25     carry_propagate_adder uut (
26         .A(A),
27         .B(B),
28         .Sum(Sum)
29     );
30
31     initial begin
32         A = 4'b0000; B = 4'b0000; #10;
33         A = 4'b0001; B = 4'b0001; #10;
34         A = 4'b0010; B = 4'b0010; #10;
35         A = 4'b0100; B = 4'b0100; #10;
36         A = 4'b1000; B = 4'b1000; #10;
37         A = 4'b1111; B = 4'b1111; #10;
38         A = 4'b1101; B = 4'b1011; #10;
39         A = 4'b0110; B = 4'b0111; #10;
40         $finish;
41     end
42 endmodule


```



Technology schematic & bitstream generation:




(ix) The FSM:



Design code & RTL Schematic:

```

21 module fsm(
22     input logic clk,
23     input logic reset,
24     input logic A,
25     input logic B,
26     output logic Q
27 );
28 typedef enum logic [1:0] {S0 = 2'b00, S1 = 2'b01, S2 = 2'b10} state_t;
29 state_t state, next_state;
30
31 always_ff @(posedge clk or posedge reset) begin
32     if (reset)
33         state <= S0;
34     else
35         state <= next_state;
36 end
37 always_ff @(state or A or B) begin
38     case (state)
39     S0:
40         if (~A) next_state = S0;
41         else next_state = S1;
42     S1:
43         if (~B) next_state = S1;
44         else next_state = S2;
45     S2:
46         if (~A) next_state = S2;
47         else next_state = S0;
48     default: next_state = S0;
49     endcase
50 end
51 assign Q = (state == S2);
52 endmodule
  
```




Test bench code & Waveform:


```


21 module fsm_tb;
22   reg clk, reset, A, B;
23   wire Q;
24   fsm uut (.clk(clk), .reset(reset), .A(A), .B(B), .Q(Q));
25   always #5 clk=~clk;
26   initial begin
27     clk=0; reset=0; A=0; B=0;
28     #10 reset=1; #10 reset=0;
29     #10 A=1; B=0; #10 A=0; B=0;
30     #10 A=0; B=1; #10 A=0; B=0;
31     #10 A=1; B=0; #10 A=0; B=0;
32     #10 reset=1; #10 reset=0;
33     #10 $finish;
34   end
35 endmodule

```



Technology schematic & Bitstream generation:





(b) Gray code counter:


Number	Gray code
0	0 0 0 0
1	0 0 0 1
2	0 0 1 1
3	0 1 1 0
4	1 1 1 0
5	1 1 1 1
6	1 0 0 1
7	1 0 0 0

Design code & RTL Schematic:

```

21 module binary_to_gray (
22     input logic [3:0] B,
23     output logic [3:0] G
24 );
25
26     assign G[3] = B[3];
27     assign G[2] = B[3] ^ B[2];
28     assign G[1] = B[2] ^ B[1];
29     assign G[0] = B[1] ^ B[0];
30
31 endmodule

```



Test bench code & Waveform:



```

21 module tb_binary_to_gray();
22     logic [3:0] B;
23     logic [3:0] G;
24     binary_to_gray uut (
25         .B(B),
26         .G(G)
27     );
28     initial begin
29         B = 4'b0000; #10;
30         B = 4'b0001; #10;
31         B = 4'b0010; #10;
32         B = 4'b0011; #10;
33         B = 4'b0100; #10;
34         B = 4'b0101; #10;
35         B = 4'b0110; #10;
36         B = 4'b0111; #10;
37         B = 4'b1000; #10;
38         B = 4'b1001; #10;
39         $finish;
40     end
41 endmodule

```

160.000 ns																	
Name	Value	0.000 ns		20.000 ns		40.000 ns		60.000 ns		80.000 ns		100.000 ns		120.000 ns		140.000 ns	
> B[3:0]	f	0	1	2	3	4	5	6	7	8	9	a	b	c	d	e	f
> G[3:0]	8	0	1	3	2	6	7	5	4	c	d	f	e	a	b	9	8

Technology schematic & Bitstream generation:




Q3. FPGA Flow – Floating point multiplier

(i)

(a) Write the steps necessary to perform 32-bit floating-point multiplication

1. Extract Components:
 - Parse the two 32-bit floating-point inputs into their components: sign (SSS), exponent (EEE), and mantissa (MMM).
 - Representation: $\text{Floating-point} = (-1)^S \cdot 1.M \cdot 2^E$
2. Handle Special Cases:
 - If any input is zero, the output is zero.
 - If an input is infinity or NaN, follow IEEE rules for special values.
3. Calculate Sign:
 - XOR the sign bits of the two inputs to compute the sign of the result.
4. Exponent Addition:
 - Add the exponents of the two inputs and subtract the bias (127).
5. Mantissa Multiplication:
 - Multiply the mantissas ($M_1 \times M_2$), accounting for the implicit leading 1.
 - The result is a 48-bit product. Normalize the result to ensure the leading bit is 1.
6. Truncate or Round:
 - Round or truncate the mantissa to fit into 23 bits.
7. Reassemble the Result:
 - Combine the calculated sign, adjusted exponent, and normalized/truncated mantissa into a 32-bit floating-point format.


(b) Schematic of 32-bit floating point number



(c) Code:


Design code & RTL Schematic:

```
23 module fp_multiplier (  
24     input [31:0] A, // 32-bit floating-point input A  
25     input [31:0] B, // 32-bit floating-point input B  
26     output reg [31:0] Result // 32-bit floating-point output  
27 );  
28 // Extract components  
29 wire sign_a = A[31];  
30 wire sign_b = B[31];  
31 wire [7:0] exp_a = A[30:23];  
32 wire [7:0] exp_b = B[30:23];  
33 wire [23:0] mant_a = {1'b1, A[22:0]}; // Add implicit leading 1  
34 wire [23:0] mant_b = {1'b1, B[22:0]}; // Add implicit leading 1  
35 // Compute sign  
36 wire sign_result = sign_a ^ sign_b;  
37 // Add exponents and subtract bias (127)  
38 wire [8:0] exp_sum = exp_a + exp_b - 8'd127;  
39 // Multiply mantissas  
40 wire [47:0] mant_product = mant_a * mant_b;  
41 // Normalization logic  
42 reg [23:0] normalized_mantissa;  
43 reg [7:0] normalized_exponent;  
44 always @(*) begin  
45     if (mant_product[47]) begin  
46         normalized_mantissa = mant_product[46:23];  
47         normalized_exponent = exp_sum[7:0] + 1;  
48     end else begin  
49         normalized_mantissa = mant_product[45:22];  
50         normalized_exponent = exp_sum[7:0];  
51     end  
52 end  
53 // Handle special cases  
54 wire [31:0] result_special_cases = (A == 0 || B == 0) ? 32'b0 :  
55     (exp_sum >= 8'd255) ? (sign_result, 8'd255, 23'b0) : // Infinity  
56     (exp_sum <= 8'd0) ? 32'b0 : 32'b0; // Underflow  
57 // Assemble the result  
58 always @(*) begin  
59     if (A == 0 || B == 0 || exp_sum <= 8'd0 || exp_sum >= 8'd255)  
60         Result = result_special_cases;  
61     else  
62         Result = {sign_result, normalized_exponent, normalized_mantissa[22:0]};  
63     end  
64 endmodule
```




Test bench and waveform:

```
27 module tb_fp_multiplier;  
28     reg [31:0] A, B;  
29     wire [31:0] Result;  
30  
31     fp_multiplier uut (  
32         .A(A),  
33         .B(B),  
34         .Result(Result)  
35     );  
36  
37     initial begin  
38         // Test 1: Multiply two small positive numbers  
39         A = 32'h3F800000; // 1.0  
40         B = 32'h40000000; // 2.0  
41         #10;  
42         $display("Test 1: 1.0 * 2.0 = %h", Result);  
43  
44         // Test 2: Multiply by zero  
45         A = 32'h00000000; // 0.0  
46         B = 32'h3F800000; // 1.0  
47         #10;  
48         $display("Test 2: 0.0 * 1.0 = %h", Result);  
49  
50         // Test 3: Multiply two large positive numbers  
51         A = 32'h4B000000; // Large number  
52         B = 32'h49000000; // Large number  
53         #10;  
54         $display("Test 3: Large * Large = %h", Result);  
55  
56         // Test 4: Multiply with negative numbers  
57         A = 32'hBF800000; // -1.0  
58         B = 32'h40000000; // 2.0  
59         #10;  
60         $display("Test 4: -1.0 * 2.0 = %h", Result);  
61  
62         // Finish simulation  
63         $finish;  
64     end  
65 endmodule
```




Technology schematic & bitstream generation:



(ii)


(a) Schematic of 32-bit prefix adder:



(c) Code:

Design code & RTL Schematic:

```
23 module prefix_adder_32 (  
24     input [31:0] A, // 32-bit input A  
25     input [31:0] B, // 32-bit input B  
26     input Cin,      // Carry-in  
27     output [31:0] Sum, // 32-bit Sum output  
28     output Cout);    // Carry-out  
29     wire [31:0] P, G; // Propagate and Generate  
30     wire [31:0] C;    // Carry signals  
31     // Step 1: Generate Propagate and Generate signals  
32     assign P = A ^ B; // Propagate  
33     assign G = A & B;  // Generate  
34     // Step 2: Build prefix tree for carry generation  
35     wire [31:0] C1, C2, C3, C4, C5;  
36     assign C1[0] = G[0] | (P[0] & Cin);  
37     genvar i;  
38     generate  
39     for (i = 1; i < 32; i = i + 1) begin...  
42     endgenerate  
43     assign C2[1] = C1[1];  
44     assign C2[0] = C1[0];  
45     generate  
46     for (i = 2; i < 32; i = i + 1) begin...  
49     endgenerate  
50     assign C3[3:0] = C2[3:0];  
51     generate  
52     for (i = 4; i < 32; i = i + 1) begin...  
55     endgenerate  
56     assign C4[7:0] = C3[7:0];  
57     generate  
58     for (i = 8; i < 32; i = i + 1) begin...  
61     endgenerate  
62     assign C5[15:0] = C4[15:0];  
63     generate  
64     for (i = 16; i < 32; i = i + 1) begin...  
67     endgenerate  
69     // Step 3: Generate carries and final sum  
70     assign C[0] = Cin;  
71     assign C[31:1] = C5[30:0];  
72     assign Cout = C5[31];  
73     assign Sum = P ^ C;  
74  
75 endmodule
```




Test bench and waveform:


```

25 module tb_prefix_adder_32;
26     reg [31:0] A, B;
27     reg Cin;
28     wire [31:0] Sum;
29     wire Cout;
30     // Instantiate the Prefix Adder
31     prefix_adder_32 uut (.A(A), .B(B), .Cin(Cin), .Sum(Sum), .Cout(Cout));
32
33     initial begin
34         // Test Case 1: Simple addition
35         A = 32'h00000001;
36         B = 32'h00000001;
37         Cin = 1'b0;
38         #10;
39         $display("Test 1: A = %h, B = %h, Sum = %h, Cout = %b", A, B, Sum, Cout);
40
41         // Test Case 2: Addition with carry-in
42         A = 32'hFFFFFF;
43         B = 32'h00000001;
44         Cin = 1'b1;
45         #10;
46         $display("Test 2: A = %h, B = %h, Sum = %h, Cout = %b", A, B, Sum, Cout);
47
48         // Test Case 3: Large numbers
49         A = 32'h12345678;
50         B = 32'h87654321;
51         Cin = 1'b0;
52         #10;
53         $display("Test 3: A = %h, B = %h, Sum = %h, Cout = %b", A, B, Sum, Cout);
54
55         // Finish simulation
56         $finish;
57     end
58 endmodule

```



Technology schematic and bitstream generation:



(iii) Delay Analysis

- Delay of Prefix Tree:
 - The Kogge-Stone adder requires $\log_2(32)=5$ levels of logic for carry propagation.
 - Each level involves a two-input gate with a delay of 100 ps.
 - Total delay = $5 \times 100 = 500$ ps.

(iv) Pipelined 32-Bit Prefix Adder

Fastest Frequency:

- Critical path delay per stage = 100 ps.
- Maximum frequency = 10GHz

(v) Schematic for pipelined 32 bit prefix adder:

```
23 module pipelined_prefix_adder_32 (  
24     input [31:0] A, B,  
25     input Cin,  
26     output reg [31:0] Sum,  
27     output reg Cout,  
28     input clk, reset  
29 );  
30     // Internal pipeline registers  
31     reg [31:0] P1, G1, P2, G2, P3, G3, P4, G4, P5, G5;  
32     reg Cin1, Cin2, Cin3, Cin4, Cin5;  
33  
34     // Pipeline Stage 1: Generate Propagate and Generate signals  
35     always @(posedge clk or posedge reset) begin  
36         if (reset) begin  
37             P1 <= 0; G1 <= 0; Cin1 <= 0;  
38         end else begin  
39             P1 <= A ^ B;  
40             G1 <= A & B;  
41             Cin1 <= Cin;  
42         end  
43     end  
44  
45     // Pipeline Stage 2: Compute Level 1 carry  
46     // Add further stages as shown in part (a) for pipelined generation  
47     // ...  
48 endmodule
```