CS230 DLDCA Quiz-3, Fri 11 Oct 2024, 08:40am-09:25am, Max. Marks: 5

Name:	Roll number:	House:

General instructions

- Write only in the space provided. Answer briefly but crisply (not lengthily or loosely).
- You are allowed to refer to your own hand-written notes only.
- Write neatly and clearly. Up to +2 **HP** for neat handwriting, neat/crisp answers.
- Answers generally have to be (briefly) explained. State any necessary assumptions.
- **1.** Consider the add3 instruction as an extension to the MIPS32 instruction set. It also has the R-format, but with the 5-bit shamt field being called as Rs1, and used as the third register to be added. The destination register remains the same as earlier, i.e. Rd.

opcode Rs	Rt	Rd	Rs1	funct
-----------	----	----	-----	-------

We are now going to consider a pipelined implementation of add3, as an extention to the original 5-stage MIPS pipeline. We will assume a register file with only two read ports. The execution plan is that the third register is going to be read in the EX stage, while the first two registers are being added in the ALU. And the third register will be added using the same ALU in the 4th cycle (i.e. the MEM stage). The pipeline remains of 5 stages.

(a) **[1 mark]** For the following instruction sequence, show the pipeline timing diagram with the necessary stalls/bubbles. Indicate the reason for any stall.

IMPORTANT: For ALL the remaining parts below, assume that the required hardware enhancements are done to completely avoid structural hazards involving add3.

(b) **[1 mark]** For the following instruction sequence, show the necessary data-forwarding to minimize stalls. For each data forwarding, show the source latch and the place (i.e. hardware unit) where it is forwarded.

```
add $t0, $t1, $t2 # t0 = t1+t2
add3 $s0, $t0, $t0, $t0 # s0 = t0+t0+t0
```

