CS230 DLDCA Quiz-3, Fri 11 Oct 2024, 08:40am-09:25am, Max. Marks: 5

Name:	SAMPLE	ANSWERS	Roll number:	House:
-------	--------	---------	--------------	--------

General instructions

add

\$t0, \$t1, \$t2

- Write only in the space provided. Answer briefly but crisply (not lengthily or loosely).
- You are allowed to refer to your own hand-written notes only.
- Write neatly and clearly. Up to +2 HP for neat handwriting, neat/crisp answers.
- Answers generally have to be (briefly) explained. State any necessary assumptions.
- 1. Consider the add3 instruction as an extension to the MIPS32 instruction set. It also has the R-format, but with the 5-bit shamt field being called as Rs1, and used as the third register to be added. The destination register remains the same as earlier, i.e. Rd.

opcode	Rs	Rt	Rd	Rs1	funct
的现在分词,我们不是不是一个人的人的人的人		Part Comment of the Asset	THE RESIDENCE OF THE PARTY OF T	2000 plant a 141 plant	INDIAGO TO THE PROPERTY OF

We are now going to consider a pipelined implementation of add3, as an extention to the original 5-stage MIPS pipeline. We will assume a register file with only two read ports. The execution plan is that the third register is going to be read in the EX stage, while the first two registers are being added in the ALU. And the third register will be added using the same ALU in the 4th cycle (i.e. the MEM stage). The pipeline remains of 5 stages.

(a) [1 mark] For the following instruction sequence, show the pipeline timing diagram with the necessary stalls/bubbles. Indicate the reason for any stall.

add3 \$t0, \$t1, \$t2, \$t3 #t0=t1+t2+t3
add \$s0, \$s1, \$s2 #s0=s1+s2

add3 IF ID EX MEM WB

Add IF ISTL ID EX MEM WB

I stall due to structural hazard in reg-file

(only 2 read parts)

hazard in ALU in next cycle

IMPORTANT: For ALL the remaining parts below, assume that the required hardware enhancements are done to completely avoid structural hazards involving add3.


(b) [1 mark] For the following instruction sequence, show the necessary data-forwarding to minimize stalls. For each data forwarding, show the source latch and the place (i.e. hardware unit) where it is forwarded.

t0 = t1+t2

add SSO, StO, StO, StO # SO = tO + tO + tOadd $IF \iint D \cdot \iint EX \iint MEM \iint MEM \iint A12$ add $IF \iint ID \iint EX \coprod MEM \iint MEM \iint MEM \iint WB$

AI has 2 forwardings - one to regual, one to begual 2 in front of main ALU

A2 has forwarding to input RSI of (newly added) added used in MIEM Sty of add 3



were shut in India (and also in many parts of the USA). For the school/college student age-group, what is the relative risk of Covid death versus traffic accident death? Answer in terms of a number (your best guess). E.g. 100 times higher risk of Covid death compared to traffic accident death.

Risk of Covid death < 10 Risk of traffic accident death

as pur official flavord definition of Covid death.

RILK is Covid death = 0 for that age-group if excess deaths considered. That is, covid was not visk-additive at all.