

CS230 DLCA Quiz-3 Lite, Fri 11 Oct 2024, 08:40am-09:25am, Max. Marks: 5

Name: SAMPLE ANSWERS Roll number: _____ House: _____

General instructions

- Write only in the space provided. Answer briefly but crisply (not lengthily or loosely).
 - You are allowed to refer to your own hand-written notes only.
 - Write neatly and clearly. Up to **+2 HP** for neat handwriting, neat/crisp answers.
 - Answers generally have to be (briefly) explained. State any necessary assumptions.
1. Consider the add3 instruction as an extension to the MIPS32 instruction set. It also has the R-format, but with the 5-bit shamt field being called as Rs1, and used as the third register to be added. The destination register remains the same as earlier, i.e. Rd.

opcode	Rs	Rt	Rd	Rs1	funct
--------	----	----	----	-----	-------

We are now going to consider a pipelined implementation of add3, as an extension to the original 5-stage MIPS pipeline. We will assume a register file with only two read ports. The execution plan is that the third register is going to be read in the EX stage, while the first two registers are being added in the ALU. And the third register will be added using the same ALU in the 4th cycle (i.e. the MEM stage). The pipeline remains of 5 stages.

- (a) [1 mark] For the following instruction sequence, show the pipeline timing diagram with the necessary stalls/bubbles. Indicate the reason for any stall.

```
add3    $t0, $t1, $t2, $t3    # t0 = t1+t2+t3
add     $s0, $s1, $s2          # s0 = s1+s2
```

add3 IF ID EX MEM WB

add IF STL ID EX MEM WB

Structural hazard in reg file (only 2 read ports)

Same stall will also handle

structural hazard in ALU in 4th stg of add3

- (b) [1 mark] In the above instruction sequence, if the add were replaced by “jr \$ra”, will your answer change? Why or why not? Show the pipeline timing diagram in this case.

No change. Structural hazard in reg file reading will remain.

add3 IF ID EX MEM WB

IF STL ID EX MEM WB


(c) [1 mark] What change/changes is/are needed to fully avoid any structural stall involving add3?

1. Reg file needs to have 3 read ports
2. 4th stg of add3 should use separate adder, not the main ALU

IMPORTANT: For ALL the remaining parts below, assume that the required hardware enhancements are done to completely avoid structural hazards involving add3.

(d) [2 marks] For the following instruction sequence, show the necessary data-forwarding to minimize stalls. For each data forwarding, show the source latch and the place (i.e. hardware unit) where it is forwarded.

add \$t0, \$t1, \$t2 # t0 = t1+t2
add3 \$s0, \$t0, \$t0, \$t0 # s0 = t0+t0+t0



A1 has 2 forwardings - one to regval 1, one to regval 2
In front of main ALU

A2 has forwarding to input R21 of (newly added) adder
used in MEM stg of add3
(4th)

2. **Optional, for House Points (up to 5HP):** Starting Mar 2020, for about 2 years, schools and colleges were shut in India (and also in many parts of the USA). For the school/college student age-group, what is the relative risk of Covid death versus traffic accident death? Answer in terms of a number (your best guess). E.g. 100 times higher risk of Covid death compared to traffic accident death.

Risk of covid death $< \frac{1}{10}$ risk of traffic accident death, as per official flawed definition of Covid death.

Risk of covid death = 0 for that age-group if excess deaths considered.

That is, Covid was not risk-additive at all.