CS 230 Tut 11 Dolutions

- (1) a is rarest, bis next rare


 C vs d depends on program, but gonerally

 TLB miss rares them cache miss

 C > d > b > a
- (2) VA = 32 bits PA = 24 bits Page = 8 kB = 13 bits

 TLB = 256 entries = 28 entries = 25 sets of 8 entries

 a)



- b) Fully assoc. TCB => all 19 bits of V. O. no used as tag Direct mapped => 19= 11 bit tag + & bit TLB entry number
- 3 de vides / stides
- 4 It will prochuse correct behaviour at the cost of lower efficiency
- (5) use PID field in TLB compared with PID register along with TLB tex comparison

(wrinned)

L2 Page TUIS LI - best case All not possible hit hit hit hit - not possisible Cases - if mj 11 hit hit hi t niss in higher hit hit miss hit lovel, can't have miss miss hit hit in lower hit - only 4 misse hil herd of cache hit niss hi+ hierarchy - not possible niss hit miss hit - Ull miss hit rrim ni 15 hit - provible if TLB miss miss 21 im hist

P.T. entries

(continued) Page L2 LI TUB hit - only TLB WISS WH hi t niss - most possible miss nit hit miss - not possible hit myss hit nij 1 - not possible miss MIT hit niss - TLB & U miss wit hit miss miss - not provible miss hit niss mill - TLB, LI, L2 miss hit niss niss niss - worst case miss miss miss mid 5 (7) Consider la Instruction TLB entry for instruction & TLB entry for data keep kicking each other out - never ending cycle of TUB miss exceptions wrang - Sinc dragram des +n - overlaps page with sec boundary - triggered after - page fault triggered after first few bytes have been copied - connot restout instruction as some part of original ere already overwritten dagram > sm

boundary
- say, last byte triggers page fault in src