Name:	Roll number:	Page 1 of 6
CS23	0 DLDCA End-Sem, Tue 12 Nov 2024, 13.30-	16.30, Max. Marks: 40
Gener	al instructions	
•	Write only in the space provided. Answer briefly but crisply You are allowed to refer to your own hand-written notes only Write neatly and clearly. Up to +2 HP for neat handwriting, Answers generally have to be (briefly) explained. State any	neat/crisp answers.
[Q1]	Short answer questions: [1x10=10 marks]	
1.	What real instruction(s) does the pseudo-instruction 'la' (loa	d address) translate to?
2.	MIPS has a convention as to which registers are caller saved the need for such a convention?	versus which are callee saved. What is
3.	Are RAW hazards in memory locations possible in the 5-sta	ge MIPS pipeline? Explain.
4.	State two reasons why cache memory is faster than main me	emory.
5.	A 32-bit machine has 1GB of physical memory and a 4KB pan integer array a program can use in this machine? Assume	

6. State one use of virtual memory as a level of indirection.

Name:	Roll number:	Page 2 of 6
7.	Some machines have a TLB with a PID (process-ID) field. What is the purpose	behind this?
8.	State one advantage of having a long pipeline, i.e. a large number of stages	
9.	State one disadvantage of having a long pipeline, i.e. a large number of stages	
10.	What are the three kinds of bus lines?	
[Q2] I	Majority Gate [1+1+1+2=5 marks]	
because be explo nanotec or 1 as i input va	er the following function: $M(x, y, z) = xy + yz + xz$. This is called a <i>majority</i> fure the function evaluates to 1(0) only if at least two of the 3 variables are 1(0). In the pring the majority gates. Turns out that such majority functions have very interest the hology-based circuits. Implement the following functions using only majority gate input where appropriate. You may also assume that where needed, the complementable x is also available, in addition to x itself. $F(x) = x$; use exactly one majority gate	his question, we shal ting applications in ates. You may use 0
2.	F(x,y) = x+y; use exactly one majority gate	
3.	F(x,y) = xy; use exactly one majority gate	

4. F(x,y,z) = xy' + y'z; use exactly two majority gates

Name:		Roll number:		Page 3 of 6
[Q3]	MIPS ISA [5 marks]			
registe	er the conditional move instr r only if a third register is zer	-	•	r to a destination
	2 \$8, \$11, \$4			
copies	the contents of register 11 in	to register 8, only-if regi	ster 4 is zero (other	wise it does nothing).
1.	[1 mark] Machine M1 is a pseudo-instruction. Indicate instruction(s).	~	-	
2.	[1 mark] Your answer above immediate value in the mace			e the 16-bit
3.	[2 marks] Machine M2 external A program P while executing program, M1 and M2 have to the same CPI. Which mach	g on M2, has 5% of executive same MIPS (Millions	cuted instructions as s of Instructions Per	MOVZ. For this
4.	[1 mark] M2's clock speed	is 2.1GHz. What is M1's	s clock speed?	

Name:	I	Roll number:	Page 4 of 6
[Q4]	Pipelining [11 marks]		
indepe	ler the same MOVZ instruction ndent of the previous question). ginal 5-stage MIPS pipeline imp	Machine M2 implements M	nition of MOVZ, this question is MOVZ by minimally modifying
1.	[2 marks] Suggest an appropri drawing with justification.	ate instruction format for MC	OVZ \$a, \$b. \$c. Provide a
2.	[1 mark] In which stage of exeline? Explain briefly.	ecution does MOVZ need the	RegWr (Register Write) control
3.	[1 marks] At the end of which determined?	stage of MOVZ's execution of	can the RegWr line be
4.	<u> </u>	lence on a previous instruction appropriate pipeline timing did Draw also the datapath modif	on (consider <i>only</i> these instances iagram to illustrate the possible

Page 5 of 6

5. [3 marks] Write the pseudo-micro-code logic to generate the control line(s) required for the above data forwarding. The logic should be written to execute in the dependent MOVZ's ID stage. You need to consider *only* register-register instructions as possible data producing instructions.

[Q5] Delay slot scheduling [4 marks]

Consider the same MOVZ instruction as above (except for the definition of MOVZ, this question is independent of the previous questions). Machine M2 implements MOVZ by extending the original 5-stage MIPS pipeline implementation. It has a 2-stage branch completion scheme. It also has a branch delay slot. Construct an example assembly language code snippet (a simple one) where MOVZ helps fill a branch delay slot which cannot be filled had there been no MOVZ in the instruction set.

Name:		Roll number:	Page 6 of 6
[Q 6]	Paged page tables: 1+1	+3=5 marks	
page si	ze is 64KB. It uses a paged (or		table entries are of size 1 word, and the Answer the following questions.
2.	page-table of process with PII	• •	from virtual address $0x1000\ 0000$. The $0000 + p * (PT \text{ size})$. Now, a process egister (in hex format) ?
3.	with PID 256 accesses VA 0x	0002 A804, which results in a T	om PA 0x 0 8000 0000. The process TLB miss. What is the first physical TLB miss? Assume all caches/TLB to

[Q7] Dharavi and the "once-in-a-century" "pandemic" [optional, 10HP]

The official claim regarding Covid is that it was a highly transmissible, deadly, "once-in-a-century" "pandemic", overwhelming hospitals everywhere. The Dharavi slum is one of the densest and poorest places on earth, with poor access to healthcare. What percentage of people in Dharavi died of Covid? (The next time you meet someone from the working class, ask them whether they found the "pandemic" deadly as claimed).