Architectural Overview and Working of a Basic CPU Simulation

This report provides an overview of the working of a basic CPU simulation based on the different files shared. The architecture of the simulation involves several key components, including the Program Counter (PC), Instruction Memory (IMem), Data Memory (DMem), and Register File. Each component is responsible for different aspects of the CPU's operation, from fetching instructions to executing them and interacting with memory. The flowchart, shown below, illustrates the flow of data and control signals within the CPU simulation.

Components and Their Functions

Program Counter (PC): The Program Counter (PC) holds the address of the next instruction to be fetched from the Instruction Memory (IMem). Initially, it points to the first instruction, and after each instruction fetch, it is incremented to point to the next instruction. The PC plays a crucial role in maintaining the sequence of instruction execution.

Instruction Memory (IMem): The Instruction Memory is responsible for storing the program's instructions in binary format. It is initialized with a set of instructions that are loaded from a file. The InstructionMemory class in the code provides the methods to load instructions from a file and to fetch instructions based on the address supplied by the Program Counter. The instructions are retrieved in binary format and are passed on for execution.

Data Memory (DMem): The Data Memory simulates the storage of data during the execution of the program. The DataMemory class provides methods for reading from and writing to memory. The memory is implemented using a vector of uint16_t elements, which represent data entries at specific addresses. The writeDataToMemory function allows writing data to memory when the write-enable signal (we_dm) is set to true, and the getData function retrieves data based on the memory address.

Register File: The Register File holds a set of registers used for storing intermediate values during instruction execution. The RegisterFile class provides methods to read from and write to the registers. The write register method writes a value to a specified register if the write-enable signal (we_reg) is active. The

readRegister method retrieves the value of a specified register. This component is critical for storing values that are needed for arithmetic or logical operations.

Control Logic: The control logic is responsible for coordinating the operations of various components within the CPU. It manages the flow of data by determining when to fetch instructions when to read or write data from memory, and when to perform register operations. Although not explicitly detailed in the files provided, the control unit would decode instructions and generate the necessary control signals to guide the CPU through its operations.

Instruction Fetch and Execution Cycle

The basic flow of instruction execution can be broken down into the following steps:

Fetch: The Program Counter (PC) provides the address of the next instruction to be fetched. The instruction is fetched from Instruction Memory (IMem) based on this address.

Decode: Once the instruction is fetched, it is decoded to determine the type of operation that needs to be performed. This phase typically involves identifying the opcode and operands.

Execute: Based on the decoded instruction, the relevant operation is performed. This could involve reading or writing data to the register file, performing arithmetic operations in the Arithmetic Logic Unit (ALU), or interacting with data memory.


Memory Access: If the instruction involves reading from or writing to data memory, the CPU accesses the Data Memory (DMem) to retrieve or store the required data.

Write-back: If the instruction involves updating a register, the value is written back to the register file.

Increment PC: After completing the current instruction, the Program Counter (PC) is updated to point to the next instruction, and the cycle repeats.

Flowchart Overview

The flowchart below provides a detailed overview of the operation of the CPU simulation, visually representing how data flows between components during the instruction cycle. The key stages are instruction fetch, decode, execution, memory access, and write-back. The PC, IMem, DMem, and Register File interact as described, and the control unit coordinates the overall process.



Conclusion

The basic CPU simulation involves key components working together to fetch instructions, decode them, and execute operations while interacting with memory and registers. The flowchart below highlights the interaction between the Program Counter, Instruction Memory, Data Memory, and Register File, ensuring the CPU can execute instructions sequentially. The simulation model effectively demonstrates the fundamental operations of a CPU, including instruction fetching, decoding, execution, and memory handling.

By analyzing the structure and function of each component in the simulation, we gain a clearer understanding of how a basic CPU operates. This simulation provides a foundation for building more complex CPU architectures and can be extended with additional features, such as support for more advanced instructions, pipelining, and error handling. The flowchart integration helps visualize the entire process, making it easier to understand the data and control flow within the CPU.

Below is the attached screenshot of the output when the test code to calculate the factorial of 4 is executed:

```
Program has finished execution. Final register values displayed
below.
Register 0: 4
Register 1: 24
Register 2: 24
Register 3: 1
Register 4: 2
Register 5: 0
Register 6: 0
Register 7: 0
Register 8: 0
Register 9: 0
Register 10: 0
Register 11: 0
Register 12: 0
Register 13: 0
Register 14: 3
Register 15: 64
Please enter file name for data memory output.
```