```
ModelSim - INTEL FPGA STARTER EDITION 2020.1
File Edit View Compile Simulate Add Source Tools Layout Bookmarks Window Help
 ColumnLayout Default
                                      *
                                     I O I/O [] ALL
 C:/Users/DELL/3D Objects/verilog/tb_ring_counter.v (/tb_self_starting_ring_counter) - Default =
 Ln#
  1
     module the self starting ring counter;
  2
  3
           reg clk;
  4
           wire [3:0] count;
  5
  6
           // Instantiate the self-starting ring counter
  7
           self_starting_ring_counter_uut (
  8
               .clk(clk),
  9
               . count (count)
 10
           );
 11
 12
           // Generate clock signal
 13
           initial begin
 14
               clk = 0;
 15
               forever #5 clk = ~clk; // 10 time units clock period
 16
           end
 17
 18
           // Test sequence
 19
           initial begin
 20
              // Let the counter run for some time
 21
               #100; // Run for 100 time units
 22
 23
               // End the simulation
 24
               #10 $finish;
 25
           end
 26
 27
           // Monitor count value
 28
           initial begin
```

\$monitor("Time: %0d, Count: %b", \$time, count);

29

30

31

33

end

endmodule



