```
ModelSim - INTEL FPGA STARTER EDITION 2020.1
File Edit View Compile Simulate Add Source Tools Layout Bookmarks Window Help
                                   0 - M = M
 G
                                                                主
                                                                      100 ps 🕏 🖺 🖺 🖺 🌋 🍩
 ColumnLayout Default
                                         W
                                                               * G 4 11 11 10
     O TO T ALL
 C:/Users/DELL/3D Objects/verilog/SRLatch.v (/sr_latch_with_enable_tb/uut) - Default * :
 Ln#
  1
      module sr_latch_with_enable( S, R,enable,Q,Q bar);
  2
                          // Set input
         input wire S;
  3
         input wire R;
                             // Reset input
         input wire enable;
                             // Enable input
  4
                             // Q output
  5
         output wire Q;
  6
                             // Complement of Q
        output wire Q bar;
  7
  8
        // Internal signals
  9
       reg Qa, Qb;
 10
       // Behavior of SR Latch with Enable
 11
 12
      always @ (S, R, enable) begin
      自
 13
           if (enable) begin
 14
               if (S == 1'bl && R == 1'b0)
 15
      begin
 16
                   Qa = 1'b1;
                                 // Set
 17
                   Qb = 1'b0;
 18
               end
 19
               else if (S == 1'b0 && R == 1'b1)
 20
      自
               begin
                                 // Reset
 21
                   Qa = 1'b0;
 22
                   Qb = 1'b1;
 23
               end
 24
               else if (S == 1'b0 && R == 1'b0)
 25
               begin
 26
                   Qa = Qa;
                                 // Hold state
 27
                   Qb = Qb;
 28
               end
 29
      else begin
 30
                   Qa = 1'bx;
                                 // Invalid state when S = 1, R = 1
 31
                   Qb = 1'bx;
 32
               end
 33
            end
 34
       - end
 35
        // Assigning Q and Q bar
 36
        assign Q = Qa;
 37
        assign Q bar = Qb;
 38
       endmodule
 39
```

```
ModelSim - INTEL FPGA STARTER EDITION 2020.1
File Edit View Compile Simulate Add Source Tools Layout Bookmarks Window Help
X ≯X 🖻
                                                    Po ↑ ← 🐃 📑
                                                                        100 ps 🛊 🖺 🖺 🛣 🥵
 ColumnLayout Default
                                        ₹ 54 11 11 10 | 2 2 2 3 3 3 3 3 3 3 5 3 5 Search:
 I O TO I ALL
 C:/Users/DELL/3D Objects/verilog/tb_SRLatch.v (/sr_latch_with_enable_tb) - Default :
 Ln#
      module sr latch with enable tb;
  2
  3
        // Testbench signals
  4
        reg S;
                       // Testbench Set input
  5
        reg R;
                        // Testbench Reset input
                        // Testbench Enable input
  6
        reg enable;
        wire Q;
                        // Testbench Q output
  8
                        // Testbench Q bar output
        wire Q bar;
  9
  10
        // Instantiate the SR latch with enable
 11
      ## sr latch with enable uut (
            .S(S),
 12
 13
            .R(R),
 1.4
            .enable (enable),
 15
            .Q(Q),
 16
            .Q bar (Q bar)
 17
       -);
 18
        // Test sequence
 19
 20
      initial begin
 21
            $monitor("At time %t: S = %b, R = %b, enable = %b, Q = %b, Q bar = %b", $time, S, R, enable, Q, Q bar);
 22
            // Initialize inputs and apply test cases
 23
           #10 S = 0; R = 0; enable = 0;
                                         // Test case 1: S = 0, R = 0, enable = 0 (No change)
           #10 S = 1; R = 0; enable = 0;
                                         // Test case 2: S = 1, R = 0, enable = 0 (No change)
 25
           #10 S = 1; R = 0; enable = 1; // Test case 3: S = 1, R = 0, enable = 1 (Set Q to 1)
                                         // Test case 4: S = 0, R = 1, enable = 1 (Reset Q to 0)
 26
           #10 S = 0; R = 1; enable = 1;
 27
           #10 S = 0; R = 0; enable = 1; // Test case 5: S = 0, R = 0, enable = 1 (Hold state)
 28
           \sharp 10 \ S = 1; \ R = 1; enable = 1; // Test case 6: S = 1, \ R = 1, enable = 1 (Invalid state)
 29
           #10 S = 0; R = 0; enable = 0; // Test case 7: S = 0, R = 0, enable = 0 (No change)
 30
           #10 Sfinish;
 31
        end
 32
 33
       endmodule
 34
```

