


# Digital Logic Families

- ICs are also classified based on their specific circuit technology, known as *digital logic family*.
- Each family has its own basic electronic components (NAND, NOR, and NOT gates), used to build complex digital circuits.
- Various digital logic families have been introduced and used over the years.


# Digital Logic Families

## (in chronological order)


- RTL: Resistor-Transistor Logic
  - DTL: Diode-Transistor Logic
  - I<sup>2</sup>L: Integrated-Injection Logic
  - TTL: Transistor-Transistor Logic
  - ECL: Emitter-coupled Logic
  - MOS: Metal-Oxide Semiconductor
  - CMOS: Complementary MOS
    - Low power dissipation, currently the MOST DOMINANT
  - BiCMOS: Bipolar CMOS
    - CMOS and TTL for additional current/speed
  - GaAs: Gallium-Arsenide
- 
- earliest,  
now obsolete
- widely used
- high-speed operation
- compact
- very high-speed operation

# Defining Characteristics of Digital Logic Families

- ***Fan-in***: # of gate inputs.
- ***Fan-out***: # of standard loads a gate's output can drive.
- ***Noise margin***: max external noise tolerated.
- ***Power dissipation***: power consumed by the gate (dissipated as heat).
- ***Propagation delay***: time required for an input signal change to be observed at an output line.



(a) High-level output



(b) Low-level output

Fig. 10-3 Fan-Out Computation




Fig. 10-4 Measurement of Propagation Delay





Fig. 10-5 Signals for Evaluating Noise Margin

# **TTL LOGIC FAMILY**

# BJT

## Characteristics



**Base-Emitter voltage less than 0.6V  $\Rightarrow I_B = 0$**

**Cut-Off region**


**Base-Emitter voltage more than 0.6V, transistor starts Conducting -**


**active region  $I_C = \beta I_B$**

**Maximum collector current  $I_C = V_{CC}/R_C$**



# BJT operation analysis






(a) Inverter circuit


$$R_C = 1\text{k}\Omega, R_B = 22\text{k}\Omega, \beta = 50$$

$V_{CC} = 5\text{V}$ , find  $V_O$  for


$V_i = 0.2\text{V}$  and  $V_i = 5\text{V}$



(a) Inverter circuit



(b) Transistor-base characteristic



(c) Transistor-collector characteristic

Fig. 10-6 Silicon *nnp* Transistor Characteristics

**In the cut-off region  $V_{BE} < 0.6V$ ,  
 $V_{CE}$  – open circuit,  $I_C$ ,  $I_B$  negligible**

**In the active region  $V_{BE}$  about 0.7  
 $V_{CE}$  wide range and  $I_C = \beta I_B$**

**In the saturation region  $V_{BE}$  hardly changes,  
 $V_{CE} = 0.2V$**

<b>TTL Series name</b>	<b>Prefix</b>
<b>Standard</b>	<b>74</b>
<b>Low-power</b>	<b>74L</b>
<b>High-speed</b>	<b>74H</b>
<b>Schottky</b>	<b>74S</b>
<b>Low-power Schottky</b>	<b>74LS</b>
<b>Advanced Schottky</b>	<b>74AS</b>
<b>Advanced Low power- Schottky</b>	<b>74ALS</b>
<b>Fast</b>	<b>74F</b>

# **Three Types of TTL gates**

- Open - collector output**
- Totem- pole output**
- Three- state output**




Fig. 10-11 Open-Collector TTL Gate


**Open Collector gates are used**

**-Driving relays and lamps**


**-Wire ANDing**

**-Construction of common bus system**





(a) Physical connection



(b) Wired-logic graphic symbol

Fig. 10-12 Wired-AND of two Open-Collector (oc) Gates,  $Y = (AB + CD)'$




Fig. 10-13 Open-Collector Gates Forming a Common Bus Line

**Output impedance of a gate is resistive plus  
Capacitive load**

**For output low to high transition C charges  
Exponentially through RC**

**R is  $R_L$  ( external) in open collector**

**With active pull-up delay can be reduced**

# Totem Pole








Fig. 10-14 TTL Gate with Totem-Pole Output

## **Wired Logic not allowed in Totem pole gates**


- excessive current drawn by one gate  
can damage it**

- **Reduction in storage time –reduction in Propagation delay**
- **Schottky diode- metal semiconductor junction**
- **Schottky transistor- Schottky diode between base and collector**
- **Schottky TTL**






(a)



(b)









Fig. 10-15 Schottky TTL Gate




(a) Three-state buffer gate




(b) Three-state inverter gate



(c) Circuit diagram for the three-state inverter of (b)




(a) p-channel





(b) n-channel

Fig. 10-19 Basic Structure of MOS Transistor




(a) p-channel




(b) n-channel


Fig. 10-20 Symbols for MOS Transistors



(b) NAND gate




(a) Inverter




(c) NOR gate


Fig. 10-21 *n*-channel MOS Logic Circuits



(a) Inverter




(b) NAND gate




(c) NOR gate

Fig. 10-22 CMOS Logic Circuits






(a) Switch model




(b) Logical model



Fig. 10-23 *CMOS* inverter



(a)



(b)



(c)

Fig. 10-24 Transmission Gate (TG)





Fig. 10-25 Bilateral Switch



<i>A</i>	<i>B</i>	<i>TG1</i>	<i>TG2</i>	<i>Y</i>
0	0	close	open	0
0	1	close	open	1
1	0	open	close	1
1	1	open	close	0

Fig. 10-26 Exclusive-OR Constructed with Transmission Gates




Fig. 10-28 Gated  $D$  Latch with Transmission Gates




Fig. 10-27 Multiplexer with Transmission Gates