# The Five Classic Components of a Computer

Input (mouse, keyboard, ...) Output (display, printer, ...) Input **Memory** main (DRAM), cache (SRAM) secondary (disk, CD, DVD, ...) Output Datapath Processor **Processor Control** (CPU) Control Memory 1111011101100110 **Datapath** 1001010010110000 1001010010110000

### **CPU Operations**

Fetch a word from Memory

Store a word into memory

**Reg Transfers** 

**Performing an ALU function** 

#### A CISC PROCESSOR

Larger instructions with variable formats (16-64 bits/ instruction)

**Larger Addressing Modes (12-24)** 

**Few Registers** 

**Most Microcoded with control Memory** 

Close to high level language

## Reduced Instruction Set Computer

LOAD- STORE Architecture

**Fewer Addressing Modes** 

Fixed Length Instructions


More Registers

Designed for Pipeline Efficiency


Hardwired Control Unit

## Instruction Cycle

- Two steps:
  - Fetch
  - Execute




#### **Functional Blocks in a Processor**



#### **CENTRAL PROCESSING UNIT**

#### **ARITHMETIC LOGIC UNIT**



## **Instruction set Summary**


- Instruction Formats
- Operations
- Addressing Modes
- Programmers Registers

#### A TYPICAL INSTRUCTION

- ADD R1, D2(B2)

(R1, B2 - Registers), D2-displacement

(R1) + (Memory)  $\rightarrow$  (R1); (B2) + D2  $\rightarrow$  Memory



## Steps in Execution of an Instruction

**CPU fetches instruction from Main Memory** 

**CPU Decodes the Instruction Op-code** 


#### **Depending on Op-code**

- Fetches another operand
- Execute instruction via register to register transfer
- Write the results in M
- Write the results in I/O

Repeat steps

#### Steps for executing instruction


- Fetch the first instruction half-word
- Find ADD control sequence
- Fetch the remaining instruction half-word
- Calculate the operand address
- Fetch the operand
- Add
- Store the result




## **Register Transfer:**

R2 ←R1

To enable data transfer between various Blocks connected to common bus provide Input output gating.





#### **Control Signals for**

R1 ← R2

R  $_{\rm 2OUT}$  , R  $_{\rm 1in}$ 

## Example Microinstructions:

Open/.Close a gate from Reg to a bus

Transfer data along a bus

**Send timing signals** 


Test bits within a register


### Fetching a word from memory:

- i.  $MAR \leftarrow (R1)$
- ii. Read Signal
- iii. Wait for Memory-function-complete (MFC) signal
- iv.  $R2 \leftarrow (MDR)$

## Storing a word into Memory:

- i.  $MAR \leftarrow (R1)$
- ii. MDR  $\leftarrow$ (R2)
- iii. Memory write signal
- iv. Wait for MFC






#### **Control Signals for**

R 
$$_{2OUT}$$
, R  $_{1in}$ 

Performing an Arithmetic or Logic Rin Operation:

- i.  $R1_{out}$ ,  $Y_{in}$
- ii.  $R2_{out}$ , Add,  $Z_{in}$
- iii.  $Z_{out}$ ,  $R3_{in}$



(Address of Memory location is in part of the instruction)

Step	RTL	Control Sequence
T1	MAR←PC; PC ←PC+1	PC <sub>out</sub> , MAR <sub>in</sub> , Clear Y, Set Carry <sub>in</sub> of ALU, ADD, Z <sub>in</sub> , READ

Step	RTL	Control Sequence
T1	MAR←PC; PC ←PC+1	PC <sub>out</sub> , MAR <sub>in</sub> , Clear Y, Set Carry <sub>in</sub> of ALU, ADD, Z <sub>in</sub> , READ
T2	Wait	Z <sub>out</sub> , PC <sub>in</sub> , Wait for MFC
Т3	IR ←MDR	MDR <sub>out</sub> , IR <sub>in</sub>

#### - Instruction Fetch

Step	RTL	Control Sequence
T4	MAR ←IR	Addr-field of IR <sub>out</sub> , MAR <sub>in</sub> , READ
Т5	Y ←R1	R1 <sub>out</sub> , Y <sub>in</sub> , Wait for MFC
Т6	Z ←Y + M[MAR]	MDR <sub>out</sub> , ADD, Z <sub>in</sub>
Т7	R1 ←Z	Z <sub>out</sub> , R1 <sub>in</sub> , END

#### Ex: Branch by an offset x

Step	RTL	Control Sequence
T1	MAR←PC; PC ←PC+1	PC <sub>out</sub> , MAR <sub>in</sub> , Clear Y, Set Carry <sub>in</sub> of ALU, ADD, Z <sub>in</sub> , READ
T2	Wait	Z <sub>out</sub> , PC <sub>in</sub> , Wait for MFC
Т3	IR ←MDR	MDR <sub>out</sub> , IR <sub>in</sub>
T4	Y ←PC	PC <sub>out</sub> , Y <sub>in</sub>
T5	Z ←Y + [x of IR]	ADD, Z <sub>in</sub> Addr-field of IR <sub>out</sub>
Т6	PC ←Z	Z <sub>out</sub> , PC <sub>in</sub> , END