# UCSD CSE140L Spring 2014

# LAB#4 Report

Demonstration Date: 06 / 3 /14 Student CID580							
Student N	Name:	Adrian First	M.I.	M.I.		Z	_
TED Subr	nission Date	& Time :	June 3, 20	June 3, 2014 9:30am			
	(FILLED BY Student BEFORE DEMO)  Self-test Report		Demo Re	(*** FILLED BY TUTOR/INSTRUCTOR ***)  Demo Reviewer  Name:			
	Working	Not working	Demo	score	Report	t score	
Part1:	x			/3	Procedural	Description(	)/1
Part2:	x			/3	Verilog HD	L codes (	)/1
Part3:	X			/3	State Diagr	ram ( )/2	
Part4:	x			/3	Compilatio (Screen co	n Report ( opy)	)/1
Part5:	x		Subto	/3 otal	Subto	otal	
				/15		/5	
			TOTAL Sco	ore:		_/20	

#### a) Description:

- a. In the precondition, Since the program was already functional with these requirements to begin with. The only task I had to do for this step was change the CID to my CID.
- b. In part one, I used key[3], sw[2:0] and HEX[3:0]. Key[3] was used as the reset button, HEX[3:0] to display values, and sw[2:0] was used as inputs to determine what to display.
- c. In part two, I used key[3], sw[2:0] and HEX[3:0]. Key[3] was used as the reset button, HEX[3:0] to display values, and sw[2:0] was used as inputs to determine what to display.
- d. In part three, I used key[3], sw[2:0] and HEX[3:0]. Key[3] was used as the reset button, HEX[3:0] to display values, and sw[2:0] was used as inputs to determine what to display.
- e. In part four, I found the sw[?] that freezes the cpu by testing all the switches until I found the right switch and finding it in lab4\_de1.v.
- f. In part five, I used sw[8] in order to indicate if I want the clock speed to be 5 times faster. I put in a condition if the switch is up it will run 5 times faster.


#### b) Verilog Code:

```
Lab4_de1.v--
always @ (*)
begin
          case (SW[2:0])
                     3'b000: hexdata <= 16'h0580;
                     3'b001: hexdata <= register A;
                     3'b010: hexdata <= program_counter;
                     3'b011: hexdata <= instruction_register;
                     3'b100: hexdata <= memory_data_register_out;
                     3'b111: hexdata <= out;
                     default: hexdata <= 16'h0580 :
          endcase
end
clock_divider clk1Hzfrom50MHz (
                                          CLOCK_50,
                                          KEY[3],
                                          clk_1Hz,
                                          SW[8]
                                          );
Tc140I.v-
           [3:0] random = 4'b0101;
reg
// State Encodings
parameter reset_pc = 5'h0,
                     fetch
                                          = 5'h1,
                     decode
                                          = 5'h2,
                     execute_add
                                          = 5'h3,
                     execute_store
                                          = 5'h4,
                     execute_store2 = 5'h5,
                     execute_store3 = 5'h6,
                                          = 5'h7,
                     execute_load
                     execute_jump
                                          = 5'h8,
                     execute_jump_n = 5'h9,
                     execute_out
                                                     = 5'ha,
                     execute_xor
                                                     = 5'hb,
                                                     = 5'hc,
                     execute_or
                                                     = 5'hd,
                     execute_and
                                          = 5'he,
                     execute_jpos
                     execute_jzero
                                          = 5'hf,
```

```
execute_addi
                                       = 5'h10,
                   execute_shl
                                                = 5'h11,
                                                = 5'h12,
                   execute_shr
                   execute_sub = 5'h13,
                   execute_random
                                    = 5'h14,
                                      = 5'h15,
                   execute_addind
                                    = 5'h16;
                   execute_addpcr
 always @(posedge clock or posedge reset) begin
         if (reset) begin
    state
              <= reset_pc;
             program_counter <= 8'b00000000;
            register_A <= 16'b0000000000000000;
             out
                   <= 16'h0;
             random
                                       <= 4'b0101;
 end
         // Execute the RANDOM instruction
                   execute_random:
                   begin
                                       random <= (random << 1);
                                       random[0] \le (random[3] \sim^{n} random[2]);
                                       register_A <= random;
                                       state <= fetch;
                             end
                   // Execute the ADDIND instruction
                             execute_addind:
                             begin
                                       state <= execute_add;
                             end
                   // Execute the ADDPCR instruction
                             execute_addpcr:
                             begin
                                       state <= execute_add;
                             end
                   execute_random:
                                       memory_address_register <= program_counter;
                   execute_addind: memory_address_register <= memory_data_register;
                   execute_addpcr: memory_address_register <= instruction_register[7:0] + program_counter;</pre>
instruction_decoder.v-----
// State Encodings
parameter
                                     = 5'h1,
                   fetch
                   execute_add
                                    = 5'h3,
                                      = 5'h4,
                   execute_store
                   execute_load
                                      = 5'h7,
                                      = 5'h8,
                   execute_jump
                   execute_jump_n = 5'h9,
                   execute_out
                                      = 5'ha,
                                      = 5'hb,
                   execute_xor
                                      = 5'hc,
                   execute_or
                   execute and
                                      = 5'hd,
                   execute_jpos
                                      = 5'he,
                   execute_jzero
                                      = 5'hf,
                   execute_addi
                                       = 5'h10,
                   execute shl
                                       = 5'h11,
                   execute_shr
                                       = 5'h12,
```

```
execute_sub = 5'h13,
                     execute_random
                                         = 5'h14,
                                         = 5'h15,
                     execute_addind
                                         = 5'h16;
                     execute_addpcr
                     8'b01000101:
                                         state <= execute_random;</pre>
                     8'b01000110:
                                         state <= execute_addind;
                     8'b01000111
                                         state <= execute_addpcr;
clock_divider.v-----
module clock_divider (clk, rst_n, clk_o, sw);
input sw;
                     else
                     begin
                               if (sw == 0) begin
                                         div <= div + 1;
                               end
                               else if (sw == 1) begin
                                         div <= div + 5;
                               end
                               en <= 0;
                     end
```

## c) State Diagram:



### d) Compilation Report:

Flow Status Successful - Mon Jun 02 23:39:18 2014

Quartus II Version 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition

 Revision Name
 lab4\_de1

 Top-level Entity Name
 lab4\_de1

 Family
 Cyclone II

 Device
 EP2C20F484C7

Timing Models Final Met timing requirements Yes

 Total logic elements
 564 / 18,752 ( 3 % )

 Total combinational functions
 564 / 18,752 ( 3 % )

 Dedicated logic registers
 101 / 18,752 ( < 1 % )</td>

Total registers 101

Total pins 283 / 315 ( 90 % )

Total virtual pins 0

Total memory bits 4,096 / 239,616 ( 2 % )

Embedded Multiplier 9-bit elements 0/52(0%)Total PLLs 0/4(0%)