Deep Learning with FPGA

- LeNet-5 floating-point & Fixed-point -

2020

Ando Ki, Ph.D. adki@future-ds.com


Contents


- Xilinx HLS design flow
 - ► Straight forward solution
- How to run in short
- Floating-point implementation
 - ► LeNet-5 core in C++
 - LeNet-5 RTL: top, predict, convolution, relu, max pooling, flatten, fully-connection, softmax
 - C-driven host program
 - HLS steps
 - Prepare LeNet-5 IP
 - Prepare whole design
 - Prepare FPGA image
 - HW setup
 - Running the host program through USB
 - Python-driven host program
 - Running the Python program through USB


- Fixed-point implementation
 - Fixed-point or floating point
 - ⇒ LetNet-5 core in C++
 - LeNet-5 RTL: header, top, predict, host program
 - HLS steps
 - Prepare LeNet-5 IP
 - Prepare whole design
 - Implementation report
 - fixed-point v.s. floating-point
 - Prepare FPGA image
 - HW setup
 - Running the host program through USB
- Projects
- References

Copyright (c) 2020 by Ando Ki

LeNet-5 HL







How to run in short (1/3)

- Prerequisites
 - ➤ Xilinx Vivado 2018.3
 - Xilinx Vivado HLS 2018.3
 - Xilinx SDK 2018.3
 - Xilinx PlatformUSB device driver installed (optional)
 - ► LibUSB-1.0.0 installed
 - Future Design Systems CON-FMC 2019.10
 - OpenCV 2

Copyright (c) 2020 by Ando Ki

LeNet-5 HLS

_

How to run in short (2/3)

\$PROJECT/codes.fpga/LeNet_fpag

- 1. HLS Synthesis
- go to 'hw/hls/tcl'
- run 'make'
- 2. VIVADO IP Integrator
- go to 'hw/impl/vivado.zed.confmc'
- run 'make'
- 3. Boot file generation
- go to 'hw/impl/vivado.zed.confmc/bootgen'
- run 'make'
- copy 'BOOT.bin' to the SD-CARD and then tun on ZedBoard

- Use Vivado 2018.3.
- Do not forget to set Vivado environment

\$ source /opt/Xilinx/Vivado/2018.3/settings64.sh

- Do not forget to set Vivado-SDK environment
 - \$ source /opt/Xilinx/SDK/2018.3/settings64.sh

Copyright (c) 2020 by Ando Ki

LeNet-5 HL

.

How to run in short (3/3)

- 4. CON-FMC software (OpenCV is required)
- It requires OpenCV and CON-FMC
- go to 'sw.native/lenet.confmc' directory
- run 'make clean; make'
- 5. Run
- go to 'sw.native/lenet.confmc' directory
- run './lenet images/5.png'
- Also Python-driven is available.


- Do not forget to set CON-FMC environment
 - \$ source /opt/confmc/2019.10/settings.sh
- Do not forget to connect ZedBoard to the computer through USB
- Do not forget to turn on ZedBoard along with SD-Card containing proper BOOT.bin


```
@ @ Terminal File Edit View Search Terminal Help
[adki@AndoUbuntu] ./lenet images/5.png
The probabilities of the digit being 0-9 are:
0: 0.000000
1: 0.000000
2: 0.000000
3: 0.000001
4: 0.000000
5: 0.99997 *
6: 0.000002
7: 0.000000
8: 0.000000
9: 0.000000
[adki@AndoUbuntu]
```


Copyright (c) 2020 by Ando Ki

LeNet-5 HLS

LetNet-5 core in C++ main() @ tb/conv net tb.cpp +-- lenet_wrapper() @ src/conv_net.cpp +-- predict() @ src/conv net.cpp feature extraction convolution_c1(nml, weights_C1, layer1_out, biases_C1); +-- relu_a1(layer1_out, layer2_out); pooling_p1(layer2_out, layer3_out); +-- convolution_c2(layer3_out, weights_C2, layer4_out, biases_C2); +-- relu_a2(layer4_out, layer5_out); pooling_p2(layer5_out, layer6_out); +-- flatten(layer6_out, layer7_out); +-- vec_mat_mul_f1(layer7_out, weights_F1, biases_F1, layer8_out); +-- relu_a3(layer8_out, layer9_out); +-- vec_mat_mul_f2(layer9_out, weights_F2, biases_F2, layer10_out); +-- relu_a4(layer10_out, layer11_out); +-- vec_mat_mul_f3(layer11_out, weights_F3, biases_F3, layer12_out); Use 'ReLU' instead of 'tanh'. +-- softmax(layer12_out, p);







LeNet-5 RTL: convolution

```
void convolution c1 (
      DTYPE X[C1_N_CHAN][C1_X_DMNIN][C1_X_DMNIN],
const DTYPE W[C1_N_CHAN][C1_N_FILTERS][C1_W_DMNIN][C1_W_DMNIN],
     DTYPE out[C1_N_FILTERS][C1_OUT_DMNIN][C1_OUT_DMNIN],
const DTYPE bias[C1_N_FILTERS]) {
  uint8_t ch, f, i, j, r, c;
  for (f = 0; f < C1_N_FILTERS; ++f) { // out put will be the number of filters
    for (r = 0; r < C1\_OUT\_DMNIN; ++r) for (c = 0; c < C1\_OUT\_DMNIN; ++c) out[f][r][c] = bias[f]; // bias initialization
    for (ch = 0; ch < C1_N_CHAN; ++ch) {
       for (r = 0; r < C1_X_DMNIN - C1_W_DMNIN + 1; r += STRIDE) { // convolution}
         for (c = 0, i = 0, j = 0; c < C1_X_DMNIN - C1_W_DMNIN + 1; c += STRIDE) {
            #pragma HLS PIPELINE
            for (i = 0; i < C1_W_DMNIN; ++i) {
              for (j = 0; j < C1_W_DMNIN; ++j) {
                out[f][r][c] += X[ch][r + i][j + c] * W[ch][f][i][j];
              } } }
      } // for (r
    } // for (ch
                                                                 Use weight table
  } // for (f
```

LeNet-5 RTL: ReLU

```
void relu a1(DTYPE in[C1 N FILTERS][A1 ROWS][A1 COLS], DTYPE out[C1 N FILTERS][A1 ROWS][A1 COLS]) {
  uint16_t r;
  uint8_t c, m;
                                                                ReLU: rectified linear unit
  for (m = 0; m < C1_N_FILTERS; ++m) {
     for (r = 0; r < A1_ROWS; ++r) {
       for (c = 0; c < A1\_COLS; ++c) {
       #pragma HLS PIPELINE
         out[m][r][c] = (in[m][r][c] > 0) ? (in[m][r][c]) : 0;
    }
  }
                                                                                                   tanh
```

LeNet-5 RTL: MAX Pooling

```
DTYPE maxFour(DTYPE a, DTYPE b, DTYPE c, DTYPE d) {
  return max(max(a,b), max(c,d));
void pooling_p1(DTYPE in[C1_N_FILTERS][P1_SIZE][P1_SIZE], // 1x28x28
                DTYPE out[C1_N_FILTERS][P1_DOWNSIZE][P1_DOWNSIZE]) { // 1x14x14
  uint8_t i, j, m;
  for (m = 0; m < C1_N_FILTERS; ++m) {
     for (i = 0; i < P1_DOWNSIZE; i++) { // 14
       for (j = 0; j < P1_DOWNSIZE; j++) { // 14}
          out[m][i][j] = maxFour(
                                                                   Single depth slice
               in[m][i << 1][j << 1],
                                                                         1
                                                                              2
                                                                                   4
               in[m][(i << 1) + 1][j << 1],
                                                                                         max pool with 2x2 filters
               in[m][i << 1][(j << 1) + 1],
                                                                                                                   6
                                                                                                                       8
                                                                    5
                                                                         6
                                                                              7
                                                                                   8
                                                                                         and stride 2
               in[m][(i << 1) + 1][(j << 1) + 1]
                                                                                                                  3
                                                                                                                       4
         );
                                                                    3
                                                                         2
                                                                              1
                                                                                   0
                                                                    1
                                                                         2
                                                                              3
                                                                                   4
  }
```

LeNet-5 RTL: Flatten

LeNet-5 RTL: Fully connection with ReLU

LeNet-5 RTL: Fully connection with softmax

```
void softmax(DTYPE Z[SFMX_SIZE], DTYPE P[SFMX_SIZE]) {
void vec_mat_mul_f3(
      DTYPE X[F2_ROWS],
  const DTYPE W[F3_ROWS][F3_COLS],
                                                   uint8 ti;
                                                                                                              for j = 1, ..., K.
  const DTYPE bias[F3_ROWS],
                                                   uint16_t idx[SFMX_SIZE];
      DTYPE Z[F3_ROWS]) {
                                                   DTYPE denom = 0;
#pragma HLS INLINE
                                                   for (i = 0; i < SFMX SIZE; ++i) {
  uint8_t r, c;
                                                     idx[i] = (SFMX_RES>>1) + (int)(Z[i] * 10);
                                                      denom += \exp Z[idx[i]];
  for (r = 0; r < F3_ROWS; ++r) {
    Z[r] = bias[r];
                                                   for (i = 0; i < SFMX_SIZE; ++i) {
     for (c = 0; c < F3\_COLS; ++c) {
     #pragma HLS PIPELINE
                                                      P[i] = expZ[idx[i]] / denom;
       Z[r] += W[r][c] * X[c];
                                                 }
  }
                                                                                   Use table
  Copyright (c) 2020 by Ando Ki
```

C-driven host program (1/2)

```
#include <opencv2/opencv.hpp>
                                               int host(char inputFileName[]) {
using namespace cv;
                                                  // 1. get image data (gray scale [0-1] with black background
                                                  unsigned int greyData[SIZE IMG]; // it contains floating-point bit-pattern
#include "conapi.h"
                                                  (void)get_image_data(inputFileName, greyData);
#include "trx_axi_api.h"
                                                  int ap_idle, ap_idle_r;
int main(int argc, char *argv[]) {
                                                  int ap_done, ap_done_r;
  handle=conInit(card_id, CON_MODE_CMD,
                                                  int ap_start, ap_data;
         CONAPI_LOG_LEVEL_INFO);
                                                  unsigned int ap addr;
  (void)host(argv[1]);
                                                  // 2. check IP is ready
  return 0;
                                                  ap_addr = ADDR_CSR;
                                                  while (1) {
                                                    MEM_READ(ap_addr, ap_idle_r);
                                                    ap_idle = (ap_idle_r >> 2) && 0x1;
                                                    if (ap idle)
                                                      break;
$PROJECT/codes.fpga/LeNet fpag/sw.native/lenet.confmc/src/main.cpp
```

C-driven host program (2/2)

```
// 3. write image data to the IP
                                                          printf(" The probabilities of the digit being 0~9 are:\n");
  MEM_WRITE_G(ADDR_IMG, &greyData[0], 4,
                  SIZE_IMG)
                                                          float maxVal=0.0;
 // 4. let IP go and wait for completion
                                                          int maxId=0:
  ap_addr = ADDR_CSR;
                                                          for (int i = 0; i < 10; i++) {
                                                             // note that how to get floating point-contents
  ap data = 0x1:
  MEM_WRITE(ap_addr, ap_data);//Start
                                                             float val = *(float*)&resultClasses[i];
                                                             if (maxVal<val) {
    MEM_READ(ap_addr, ap_done_r);
                                                               maxVal = val;
    ap\_done = (ap\_done\_r >> 1) \&\& 0x1;
                                                               maxId = i:
    if (ap_done) break;
                                                            }
  // 5. read results from the IP
                                                          for (int i = 0; i < 10; i++) {
                                                             float result = *(float*)&resultClasses[i];
  unsigned int resultClasses[10];
  MEM_READ_G(ADDR_RESULT, &resultClasses[0],
                                                             printf("
                                                                        %d: %f %s\n", i, result, (i==maxld) ? "*" : "");
                 4, 10);
  // note that 'resultClasses' carries floating-point
  // contents
                                                          return 0;
$PROJECT/codes.fpga/LeNet_fpag/sw.native/lenet.confmc/src/main.cpp
```

Copyright (c) 2020 by Ando Ki

Prepare LeNet-5 IP

- 1. HLS Synthesis
- go to 'hw/hls/tcl'
- run 'make'

\$PROJECT/codes.fpga/LeNet_fpag

add following in '.bashrc' file.

alias set_vivado='source /opt/XilinxWebpack/Vivado/2018.3/settings64.sh;\big| export XILINX_VIVADO_HLS=/opt/XilinxWebpack/Vivado/2018.3;\big| export XILINX_SDK=/opt/Xilinx/SDK/2018.3;\big| source \${XILINX_SDK}/settings64.sh'

\$ source /opt/XilinxWebpack/Vivado/2018.3/settings64.sh \$ export XILINX_VIVADO_HLS=/opt/XilinxWebpack/Vivado/2018.3

\$ cd hw/hls/tcl \$ make


Copyright (c) 2020 by Ando K

LeNet-5 HL

2

LeNet-5 core block





Copyright (c) 2020 by Ando Ki

eNet-5 HLS





Copyright (c) 2020 by Ando Ki

Prepare whole design

2. VIVADO IP Integrator

\$PROJECT/codes.fpga/LeNet_fpag


- go to 'hw/impl/vivado.zed.confmc'
- run 'make'


\$ source /opt/XilinxWebpack/Vivado/2018.3/settings64.sh

\$ cd hw/impl/vivado.zed.confmc

\$ make


Copyright (c) 2020 by Ando Ki







HW setup



- 1. Turn off ZedBoard
- 2. Check configuration jumps
- 3. Insert SD-Card
- 4. Connect USB port
- 5. Turn on ZedBoard

You should see followings on you host computer.

\$ Isusb -d 04b4:

Bus 001 Device 017: ID *04b4:00f3* Cypress Semiconductor Corp.

Copyright (c) 2020 by Ando K

LeNet-5 HL

Running the host program through USB

- 4. CON-FMC software (OpenCV is required)
- It requires OpenCV and CON-FMC
- go to 'sw.native/lenet.confmc' directory
- run 'make clean; make'
- 5. Run
- go to 'sw.native/lenet.confmc' directory
- run './lenet images/5.png'

```
[adki@AndoUbuntu] ./lenet images/5.png
The probabilities of the digit being 0~9 are:
0: 0.000000
1: 0.000000
2: 0.000000
3: 0.000001
4: 0.000000
5: 0.999997 *
6: 0.000002
7: 0.000000
8: 0.000000
9: 0.000000
[adki@AndoUbuntu]
```

```
$ souce /opt/confmc/2919.10/sttings.sh ... ...
$ cd sw.native/lenet.confmc
```

\$ make

\$ make

\$./lenet images/5.png

Copyright (c) 2020 by Ando Ki

LeNet-5 HLS

Python-driven host program

import sys
import cv2
import ctypes
import numpy as np
import confmc.pyconfmc as confmc
import confmc.pyconbfmaxi as axi
...
...
dep main(prog, argv):
....
hdl=confmc.conlnit()
results = lenet_test(hdl, imageFile, verbose)
confmc.conRelease(hdl)

def lenet_test(hdl, imageFile, verbose=0): #1: get grey-scale image data in 1D array with black background fdata = get_image_data(imageFile, verbose=verbose) # 2: cast float to unsigned int (presever bit-pattern) udata = cast_float_to_uint(fdata) #3: wait for IP ready wait_for_ready(hdl) # 4: push image data axi.BfmWrite(hdl, CONST_ADDR_IMG, udata, 4, CONST_SIZE_IMG) # 5: let IP run and wait for completion go_and_wait_for_done(hdl) #6: get results uresults = [0]*CONST_NUM_CLASSES axi.BfmRead(hdl, CONST_ADDR_RESULT, uresults, 4, CONST NUM CLASSES) #7: cast unsigned int to float while keeping bit-pattern fresults = cast_uint_to_float(uresults)

return fresults

LeNet-5 HL

\$PROJECT/codes.fpga/LeNet fpag/sw.native/lenet.confmc.python/lenet confmc.py

2

adki@AndoUbuntu-/work/seminar/20190819_DeepLearning/master/codicadki@AndoUbuntu]./Lenet_confrc.py -t ../lenet_confrc/tmages/5.png COMPNC_HOME:_opt/confrc/2019.100/

Running Python program

- Make sure HW has been properly set up.
- 4. CON-FMC software (OpenCV is required)
- It requires Python Version 2.x and CON-FMC
- go to 'sw.native/lenet.confmc.python' directory
- 5. Run
 - run './lenet_confmc.py -i ../lenet.confmc/images/5.png'

\$ souce /opt/confmc/2919.10/sttings.sh

\$ cd sw.native/lenet.confmc.python
\$./lenet_confmc.py -i ../lenet.confmc/images/5.png

Copyright (c) 2020 by Ando Ki

LeNet-5 HLS

Contents

- Xilinx HLS design flow
 - Straight forward solution
- How to run in short
- Floating-point implementation
 - ► LeNet-5 core in C++
 - LeNet-5 RTL: top, predict, convolution, relu, max pooling, flatten, fully-connection, softmax
 - C-driven host program
 - HLS steps
 - ⇒ Prepare LeNet-5 IP
 - Prepare whole design
 - Prepare FPGA image
 - ► HW setup
 - Running the host program through USB
 - Python-driven host program
 - Running the Python program through USB

- Fixed-point implementation
 - Fixed-point or floating point
 - LetNet-5 core in C++
 - LeNet-5 RTL: header, top, predict, host program
 - ► HLS steps
 - ⇒ Prepare LeNet-5 IP
 - Prepare whole design
 - Implementation report
 - fixed-point v.s. floating-point
 - Prepare FPGA image
 - ► HW setup
 - Running the host program through USB
- Projects
- References

Copyright (c) 2020 by Ando K


LeNet-5 HL

33

Fixed-point or floating point

- Floating point number
 - Slower
 - Accuracy varies
 - ► Represent very large number set
 - Radix point encoded
 - Complex logic required
 - When use floating point
 - Accuracy is important
 - Range of numbers unpredictable
 - Development time is short

- Fixed-point number
 - ► Very fast when based 2
 - ▶ No complicated logic
 - Radix point not encoded
 - Fixed accuracy
 - Can only represent small number set
 - ▶ When use fixed point
 - Low resources
 - Low gate delay
 - Simple implementation of HW components



Copyright (c) 2020 by Ando Ki

LeNet-5 HL

Fixed-point or floating point

- Floating point number
 - Slower
 - Accuracy varies
 - Represent very large number set
 - Radix point encoded
 - Complex logic required
 - When use floating point
 - Accuracy is important
 - Range of numbers unpredictable
 - Development time is short
- Fixed-point number
 - Very fast when based 2
 - No complicated logicRadix point not encoded
 - Fixed accuracy
 - Can only represent small number set
 - When use fixed point
 - Low resources
 - Low gate delay
 - Simple implementation of HW components

Fixed Point	Floating point
Limited Dynamic range	Large Dynamic Range
Overview flow and quantization errors must be resolved	Easier to program since no scaling is required
Long product development time	Quick time to market
Cheaper	More expensive
Lower power consumption	High Power consumption

Copyright (c) 2020 by Ando K

LeNet-5 HL


3!


LetNet-5 core in C++


```
main() @ tb/conv_net_tb.cpp
  +-- lenet_wrapper() @ src/conv_net.cpp
         predict() @ src/conv_net.cpp
                                                                                                                          classification
                                                                                       feature extraction
            +-- convolution_c1(nml, weights_C1, layer1_out, biases_C1);
            +-- relu_a1(layer1_out, layer2_out);
              - pooling_p1(layer2_out, layer3_out);
            +-- convolution_c2(layer3_out, weights_C2, layer4_out, biases_C2);
            +-- relu_a2(layer4_out, layer5_out);
                                                                                 Softmax is not implemented, but done by
            +-- pooling_p2(layer5_out, layer6_out);
                                                                                 software, since it requires large number that
            +-- flatten(layer6_out, layer7_out);
                                                                                 is not suitable for fixed-point.
            +-- vec_mat_mul_f1(layer7_out, weights_F1, biases_F1, layer8_out);
            +-- relu_a3(layer8_out, layer9_out);
              - vec_mat_mul_f2(layer9_out, weights_F2, biases_F2, layer10_out);
            +-- relu_a4(layer10_out, layer11_out);
            +-- vec_mat_mul_f3(layer11_out, weights_F3, biases_F3, layer12_out);
                                                                                                     Use 'ReLU' instead of 'tanh'.
```


Copyright (c) 2020 by Ando Ki

LeNet-5 HLS









C-driven host program (1/2)

```
#include <opencv2/opencv.hpp>
                                               int host(char inputFileName[]) {
using namespace cv;
                                                  // 1. get image data (gray scale [0-1]
                                                  unsigned int greyData[SIZE_IMG]; // it contains floating-point bit-pattern
#if defined(FIXED_POINT)
                                                  (void)get_image_data(inputFileName, greyData);
                                               #if defined(FIXED_POINT)
#include "ap_fixed.h"
#define DTYPE ap_fixed<32,8>
                                                  float *floatPt=(float*)greyData;
#endif
                                                  DTYPE greyDataFixed[SIZE_IMG];
                                                  for (int i=0; i<SIZE_IMG; i++) greyDataFixed[i] = (DTYPE)floatPt[i]:
#include "conapi.h"
                                                  unsigned int greyDataUint[SIZE IMG];
#include "trx_axi_api.h"
                                                  for (int i=0; i<SIZE_IMG; i++)
                                                     greyDataUint[i] = *(unsigned int*)&(greyDataFixed[i]);
int main(int argc, char *argv[]) {
                                               #endif
  handle=conInit(card_id, CON_MODE_CMD,
         CONAPI_LOG_LEVEL_INFO);
                                                                              How to get 32-bit
                                                                                                      How to make
  (void)host(argv[1]);
                                                  // 2. check IP is ready
                                                                               bit-pattern from
                                                                                                     fixed-point from
  return 0;
                                                                                 fixed-point
                                                                                                      floating point
$PROJECT/codes.fpga/LeNet fpag/sw.native/lenet.confmc/src.fixed/main.cpp
```

C-driven host program (2/2)

```
#if defined(FIXED_POINT)
  // 3. write image data to the IP
#if !defined(FIXED_POINT)
                                                         // carry out softmax, which is not implemented in RTL
SIZE IMG: WRITE_G(ADDR_IMG, &greyData[0], 4,
                                                         DTYPE resultFixed[NUM_CLASSES];
                                                         for (int i=0; i<NUM_CLASSES; i++)
#else
MEM_WRITE_G(ADDR_IMG, &greyDataUint[0], 4, SIZE_IMG);
                                                              resultFixed[i] = *(DTYPE *)&(resultClasses[i]);
                                                         softmax(resultClasses, resultFixed):
#endif
                                                       #endif
  // 4. let IP go and wait for completion
                                                                                                          Softmax
                                                         // 6. print the results
  // 5. read results from the IP
  unsigned int resultClasses[10];
  MEM_READ_G(ADDR_RESULT, &resultClasses[0],
                                                         return 0:
  // note that 'resultClasses' carries fixed-point
  // contents
$PROJECT/codes.fpga/LeNet_fpag/sw.native/lenet.confmc/src.fixed/main.cpp
  Copyright (c) 2020 by Ando Ki
```

Prepare LeNet-5 IP

- 1. HLS Synthesis
 - go to 'hw/hls/tcl.fixed'
- run 'make'

\$PROJECT/codes.fpga/LeNet fpag

add following in '.bashrc' file.

alias set_vivado='source /opt/XilinxWebpack/Vivado/2018.3/settings64.sh;₩ export XILINX_VIVADO_HLS=/opt/XilinxWebpack/Vivado/2018.3;₩ export XILINX_SDK=/opt/Xilinx/SDK/2018.3;₩ source \${XILINX_SDK}/settings64.sh'

\$ source /opt/XilinxWebpack/Vivado/2018.3/settings64.sh

\$ export XILINX_VIVADO_HLS=/opt/XilinxWebpack/Vivado/2018.3

\$ cd hw/hls/tcl.fixed

\$ make

Prepare whole design


- 2. VIVADO IP Integrator
 - go to 'hw/impl/vivado.zed.confmc'
- run 'make FIXED_POINT=1'


\$PROJECT/codes.fpga/LeNet_fpag

\$ source /opt/XilinxWebpack/Vivado/2018.3/settings64.sh

\$ cd hw/impl/vivado.zed.confmc \$ make FIXED_POINT=1

Copyright (c) 2020 by Ando Ki





Prepare FPGA image

3. Boot file generation

- \$PROJECT/codes.fpga/LeNet_fpag
- go to 'hw/impl/vivado.zed.confmc/bootgen'
- run 'make FIXED_POINT=1'
- copy 'BOOT.bin' to the SD-CARD and then tun on ZedBoard

... ..

\$ export XILINX_SDK=/opt/Xilinx/SDK/2018.3

\$ source \${XILINX_SDK}/settings64.sh

... ...

\$ cd hw/impl/vivado.zed.confmc/bootgen


\$ make FIXED_POINT=1

Copyright (c) 2020 by Ando Ki

LeNet-5 HLS

47

HW setup



- 1. Turn off ZedBoard
- 2. Check configuration jumps
- 3. Insert SD-Card
- 4. Connect USB port
- 5. Turn on ZedBoard

You should see followings on you host computer.

\$ Isusb -d 04b4

Bus 001 Device 017: ID *04b4:00f3* Cypress Semiconductor Corp.

Copyright (c) 2020 by Ando Ki

LeNet-5 HLS

Running the host program through USB

- 4. CON-FMC software (OpenCV is required)
- It requires OpenCV and CON-FMC
- go to 'sw.native/lenet.confmc' directory
- run 'make clean; make FIXED_POINT=1'
- 5. Run
- go to 'sw.native/lenet.confmc' directory
- run './lenet images/5.png'

```
5: 0.999997
6: 0.000002
7: 0.000000
8: 0.000000
9: 0.000000
[adki@AndoUbuntu]
```

② ⑤ ① Terminal File Edit View Search Terminal Help

[adki@AndoUbuntu] ./lenet images/5.png

The probabilities of the digit being 0~9 are:

0: 0.000000 1: 0.000000 2: 0.000000

0.000001

\$ souce /opt/confmc/2919.10/sttings.sh \$ cd sw.native/lenet.confmc \$ make FIXED_POINT=1 \$./lenet images/5.png

Copyright (c) 2020 by Ando Ki

LeNet-5 HL

49

Projects

- Make a more compact version using less bits of dataap_fixed<16,8>
- Make a training version to get new bias and weight.

Copyright (c) 2020 by Ando Ki

LeNet-5 HLS

F0

References

- Changwoo Lee, Jeonghyun Woo, FPGA Accelerator for CNN using Vivado HLS, https://github.com/changwoolee/lenet5_hls
- Lenet for MNIST handwritten digit recognition using Vivado hls tool, https://github.com/FloyedShen/mnist_hls
- https://github.com/a2824256/HLS-LeNet, https://github.com/a2824256/HLS-LeNet, https://github.com/a2824256/HLS-LeNet
- CON-FMC User Manual, FDS-TD-2018-03-001, Future Design Systems.
- CON-FMC API based on LIBUSB, FDS-TD-2018-04-004, Future Design Systems.
- PyCONFMC: CON-FMC Python Binding, FDS-TD-2019-12-002, Future Design Systems.

Copyright (c) 2020 by Ando Ki

LeNet-5 HLS