
Deep Learning with FPGA - YOLO V2 -


2020


Ando Ki, Ph.D. adki@future-ds.com

Contents

- Straight forward solution
- Yolo V2
- Yolo V2 core code
- Xilinx HLS script
- Yolo V2 RTL
- Xilinx IP integrator
- Yolo V2 IP
- Running YOLO V2 HW IP along with CON-FMC







How to run in short (1/3)

- Prerequisites
 - ➤ Xilinx Vivado 2018.3
 - Xilinx Vivado HLS 2018.3
 - Xilinx SDK 2018.3
 - Xilinx PlatformUSB device driver installed (optional)
 - ► LibUSB-1.0.0 installed
 - Future Design Systems CON-FMC 2019.10
 - OpenCV 2

Copyright (c) 2020 by Ando Ki

LeNet-5 HLS

_

How to run in short (2/3)

\$PROJECT/codes.fpga/Yolov2_fpag

- 1. HLS Synthesis
- Go to 'hw/hls/tcl'
- run 'make syn'
- 2. VIVADO Implementation using IP Integrator
- Go to 'hw/impl/vivado.zed.confmc'
- Invoke 'make'
- 3. SD card Image (Boot file) Generation
- Go to 'hw/impl/vivado.zed.confmc/bootgen'
- Invoke 'make'
- Copy 'BOOT.bin' to the SD-Card and then turn on ZedBoard

- Use Vivado 2018.3.
- Do not forget to set Vivado environment \$ source /opt/Xilinx/Vivado/2018.3/settings64.sh

 Do not forget to set Vivado-SDK environment

\$ source /opt/Xilinx/SDK/2018.3/settings64.sh

Use Vivado 2018.3

7

How to run in short (3/3)

- 4. Compile software
- It requres OpenCV and CON-FMC
- Go to 'sw.native/yolov2.confmc'
- Invoke 'make clean; make'
- 5. Run software
- Go to 'sw.native/yolov2.confmc'
- Run 'make run' to deal with image file or 'make run.cam' to use Camera


- Do not forget to set CON-FMC environment
 - \$ source /opt/confmc/2019.10/settings.sh
- Do not forget to connect ZedBoard to the computer through USB
- Do not forget to turn on ZedBoard along with SD-Card containing proper BOOT.bin

Yolo V2

- YOLO (You Look Only Once, Yolo9000 can detect over 9000 object categories by combining multiple data set and detection)
 - ► 1. Visit https://pjreddie.com/darknet/yolov2/
 - ▶ 2. Get Darknet (framework) and compile it
 - \$ git clone https://github.com/pjreddie/darknet
 - \$ cd darknet
 - \$ make
 - ► 2. Get weights (194.49Mbyte)
 - \$ mkdir weights; cd weights
 - \$ wget https://pjreddie.com/media/files/yolov2.weights
 - ▶ 3. Run Yolo V2 using Darknet
 - \$./darknet detect cfg/yolov2.cfg weights/yolov2.weights data/dog.jpg

9

Yolo V2




Darknet-19 classifica	tion network	(not	exactly	
-----------------------	--------------	------	---------	--

Convolutional	32	3×3	224×224
Maxpool		$2 \times 2/2$	112×112
Convolutional	64	3×3	112×112
Maxpool		$2 \times 2/2$	56×56
Convolutional	128	3×3	56×56
Convolutional	64	1×1	56×56
Convolutional	128	3×3	56×56
Maxpool		$2 \times 2/2$	28×28
Convolutional	256	3×3	28×28
Convolutional	128	1×1	28×28
Convolutional	256	3×3	28×28
Maxpool		$2 \times 2/2$	14 imes 14
Convolutional	512	3×3	14×14
Convolutional	256	1×1	14×14
Convolutional	512	3×3	14×14
Convolutional	256	1×1	14 imes 14
Convolutional	512	3×3	14×14
Maxpool		$2 \times 2/2$	7×7
Convolutional	1024	3×3	7×7
Convolutional	512	1×1	7×7
Convolutional	1024	3×3	7×7
Convolutional	512	1×1	7×7
Convolutional	1024	3×3	7×7
Convolutional	1000	1×1	7 × 7
Avgpool		Global	1000
Softmax			

Filters Size/Stride

YOLO V2 on FPGA

- Use Fixed-16 instead Float-3
- Overall architecture
 - ► AXI-Lite slave interface is responsible for reading and writing control, data and status register sets
 - ► AIX4 master interfaces: read input feature maps and write output feature maps
 - AIX4 master interfaces: read weights and write output weights
 - ► The Data Scatter module is designed to generate the corresponding write address and distribute the data read from the DRAM to the on-chip buffers.
 - The Data Gather module is designed to generate the DRAM write-back address and write the data in the output buffer back to the DRAM.



Prepare IP

- 1. HLS Synthesis
- go to 'hw/hls/tcl'
- run 'make'

\$PROJECT/codes.fpga/Yolov2_fpag

add following in '.bashrc' file.

alias set_vivado='source /opt/XilinxWebpack/Vivado/2018.3/settings64.sh; $\mbox{$\psi$}$ export XILINX_VIVADO_HLS=/opt/XilinxWebpack/Vivado/2018.3;₩ export XILINX_SDK=/opt/Xilinx/SDK/2018.3;₩ source \${XILINX_SDK}/settings64.sh'

\$ source /opt/XilinxWebpack/Vivado/2018.3/settings64.sh

\$ export XILINX_VIVADO_HLS=/opt/XilinxWebpack/Vivado/2018.3

\$ cd hw/hls/tcl

\$ make

Copyright (c) 2020 by Ando Ki

YOLO V2 core code

```
void YOLO2 FPGA(int *Input.int *Input1.int *Input2.int *Input3.int *Output.int *Output1.
                                                                       int *Weight,int *Beta,const int InFM_num,const int OutFM_nun
const int Kernel_size,const int Kernel_stride,
                                                             const int Thortus, and the The January of the Thortus of the Thort
#pragma HLS INTERFACE m_axi depth=512 port=Input offset=slave bundle=DATA_BUS1 num_read_outstanding=1 num_write_outstanding=1 max_read_burst_length=64 max_write_burst_length=64 #pragma HLS INTERFACE m_axi depth=512 port=Input1 offset=slave bundle=DATA_BUS2 num_read_outstanding=1 num_write_outstanding=1 max_read_burst_length=64 max_write_burst_length=64 #pragma HLS INTERFACE m_axi depth=512 port=length=04 bundle=DATA_BUS3 num_read_outstanding=1 max_read_burst_length=64 #pragma HLS INTERFACE m_axi depth=512 port=Output offset=slave bundle=DATA_BUS1 num_read_outstanding=1 num_write_outstanding=1 max_read_burst_length=64 #pragma HLS INTERFACE m_axi depth=512 port=Output offset=slave bundle=DATA_BUS2 num_read_outstanding=1 num_write_outstanding=1 max_read_burst_length=64 #pragma HLS INTERFACE m_axi depth=512 port=Output1 offset=slave bundle=DATA_BUS2 num_read_outstanding=1 max_read_burst_length=64 #pragma HLS INTERFACE m_axi depth=512 port=Weight offset=slave bundle=DATA_BUS5 num_read_outstanding=1 max_read_burst_length=128 #pragma HLS INTERFACE m_axi depth=512 port=Beta offset=slave bundle=DATA_BUS5 num_read_outstanding=1 max_read_burst_length=128
#pragma HLS INTERFACE s_axilite register port=return bundle=CTRL_BUS
#pragma HLS INTERFACE s_axilite register port=InFM_num bundle=CTRL_BUS
#pragma HLS INTERFACE s_axilite register port=URFM_num bundle=CTRL_BUS
#pragma HLS INTERFACE s_axilite register port=Kernel_size bundle=CTRL_BUS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               YOLO2 FPGA 0
                                                                                                                                                                                                                                                                                                                                                                                                                            Bus groups
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           m axi DATA BUS1 +
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          m_axi_DATA_BUS2 +
  #pragma HLS INTERFACE's axilite register port=Input bundle=CTRL BUS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           + s_axi_CTRL_BUS Vince" HLS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          m axi DATA BUS3 +
 #pragma HLS INTERFACE s_axilite register port=Output bundle=CTRL_BUS
#pragma HLS INTERFACE s_axilite register port=Weight bundle=CTRL_BUS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ap_clk
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          m_axi_DATA_BUS4 +
                                                                                                                                                                                                                                                                                                                                                                                                  Control bus (slave)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ap_rst_n
 #pragma HLS INTERFACE s_axilite register port=Beta bundle=CTRL_BUS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          m_axi_DATA_BUS5 +
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             interrupt
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   Yolo2_fpga (Pre-Production)
```

Xilinx HLS script

\$ vivado_hls -f run_hls_syn.tcl

Create a project
open_project proj_yolo
Set the top-level function
set_top YOLO2_FPGA
Add design files
add_files src/cnn.cpp
add_files src/cnn.h
Add test bench & files
add_files -tb tb/main.cpp
add_files -tb tb/yolov2.h
add_files -tb tb/stb_image_write.h
add_files -tb tb/stb_image.h
add_files -tb tb/coco.names
add_files -tb tb/kite.jpg

Create a solution open_solution "solution1" # Define technology and clock rate set_part {xc7z020clg484-1} create_clock -period 6 -name default csynth_design export_design -format ip_catalog tclapp::reset_tclstore exit

Yolo V2 RTL

```
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL // Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
'timescale 1 ns / 1 ps
(* CORE_GENERATION_INFO="YOLO2_FPGA,hls_ip_2019_2,(HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,H ... ... *)
module YOLO2_FPGA (
      ap_clk,
                                                                                                                         YOLO2_FPGA_0
      ap_rst_n,
m_axi_DATA_BUS1_AWVALID,
      m_axi_DATA_BUS1_AWREADY,
m_axi_DATA_BUS1_AWADDR,
                                                                                                                                       m_axi_DATA_BUS1 +
                                                                                                                                       m_axi_DATA_BUS2 +
                                                                                                       + s_axi_CTRL_BUS Vince* BLS
      m_axi_DATA_BUS2_AWVALID,
m_axi_DATA_BUS2_AWREADY,
m_axi_DATA_BUS2_AWADDR,
                                                                                                                                      m_axi_DATA_BUS3 +
                                                                                                          ap_clk
                                                                                                                                       m axi DATA BUS4 +
                                                                                                          ap_rst_n
                                                                                                                                       m_axi_DATA_BUS5 +
                                                                                                                                                  interrupt
      m_axi_DATA_BUS5_BID,
m_axi_DATA_BUS5_BUSER,
s_axi_CTRL_BUS_AWVALID,
s_axi_CTRL_BUS_AWREADY,
                                                                                                                   Yolo2_fpga (Pre-Production)
      s_axi_CTRL_BUS_AWADDR,
```

HLS report

General Information

Date: Tue Jun 9 17:04:27 2020

Version: 2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)

Project: proj_yolo

Solution: solution1

Product family: zynq

Target device: xc7z020clg484-1

Performance E	stimates				
⊡ Timing (ns)					
Summary Clock Targe	t Estimatos	Uncort	oinhe		
ap_clk 6.0			0.75		
	ck cycles)				
Utilization Esti	mates				
Summary					
Name	BRAM_18K	DSP48E	FF	LUT	
DSP	-	3	-	-	
Expression	-	0	0	889	
FIFO	-	-	-	-	
Instance	49	149	38933	54056	
Memory	129	-	0	0	
Multiplexer	-	-	-	4700	
Register	-	-	2610	-	
Total	178	152	41543	59645	
Available	280	220	106400	53200	
Utilization (%)	63	69	39	112	
⊞ Detail					

Prepare whole design

2. VIVADO IP Integrator


- \$PROJECT/codes.fpga/Yolov2_fpag
- go to 'hw/impl/vivado.zed.confmc'
- run 'make'


\$ cd hw/impl/vivado.zed.confmc


\$ make

Copyright (c) 2020 by Ando Ki

I aNat-5 HI







Prepare FPGA image

3. Boot file generation

- \$PROJECT/codes.fpga/Yolov2_fpag
- go to 'hw/impl/vivado.zed.confmc/bootgen'
- run 'make'
- copy 'BOOT.bin' to the SD-CARD and then tun on ZedBoard

•••

\$ export XILINX_SDK=/opt/Xilinx/SDK/2018.3

\$ source \${XILINX_SDK}/settings64.sh

... ...

\$ cd hw/impl/vivado.zed.confmc/bootgen


\$ make

Copyright (c) 2020 by Ando Ki

LeNet-5 HLS

2

HW setup



- 1. Turn off ZedBoard
- 2. Check configuration jumps
- 3. Insert SD-Card
- 4. Connect USB port
- 5. Turn on ZedBoard

You should see followings on you host computer.

\$ Isusb -d 04b4

Bus 001 Device 017: ID *04b4:00f3* Cypress Semiconductor Corp.

Copyright (c) 2020 by Ando Ki

LeNet-5 HLS

Running the host program through USB

- 4. CON-FMC software (OpenCV is required)
- It requires OpenCV and CON-FMC
- go to 'sw.native/yolov2.confmc' directory
- run 'make clean; make'
- 5. Run
- go to 'sw.native/yolov2.confmc' directory
- run './yolov2 images/5.png'

... ..

\$ souce /opt/confmc/2919.10/sttings.sh

... ...

\$ cd sw.native/yolov2.confmc

\$ make


\$./yolov2


Copyright (c) 2020 by Ando Ki

LeNet-5 HL

2

Running YOLO V2 HW IP along with CON-FMC





C-driven host program

```
#include <opencv2/opencv.hpp>
                                                    // Get class names
                                                    // Get label related things
#include <opencv2/core/core.hpp>
#include <opencv2/highgui/highgui.hpp>
                                                    // Write weights
#ifdef USE_CON_FMC
                                                    // Write biases
#include "conapi.h"
                                                     while (1) {
#include "trx_axi_api.h"
                                                        // read image
unsigned int card_id=0;
                                                        image im = load_image_stb(input_imgfn, 3);
con_Handle_t handle=NULL;
                                                        // resize image
#endif
                                                        image sized = letterbox_image(im, 416, 416);
#include "yolov2.h"
                                                        // get image data
using namespace cv;
                                                        float *X = sized.data;
                                                        // let HW IP go with image data in X
int main(int argc, char *argv[]) {
                                                        yolov2_hls_ps(net, X, WEIGHT_BASE, BETA_BASE, MEM_BASE);
                                                        // get bounding box
  // Open CON-FMC
                                                        detection *dets = get_network_boxes(...);
  handle=conInit(card_id, CON_MODE_CMD,
                                                        // draw detection
         CONAPI_LOG_LEVEL_INFO);
                                                     }
```


\$PROJECT/codes.fpga/Yolov2_fpag/sw.native/yolov2.confmc/src/main.cpp

Example cases

Design Systems


Running YOLO V2 on FPGA - File driven -Design Systems

Running YOLO V2 on FPGA



Example cases





27

References

A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard, https://github.com/dhm2013724/yolov2_xilinx_fpga