

178 Exam Review

4 Questions - 15 mins each

Topics

1. Mental Synthesis - (Here's a circuit, show circuit or vice-versa)
2. Mental Simulation -
3. Static Timing Analysis - Fwd.) In class
4. Static Timing Analysis - Rev.) ON EXAM
5. Debugging - Verilog syntax errors or logical errors
6. Constraints Fill-in-the-Blank
7. Verilog Fill-in-the-Blank
8. Counter Based Design (Lab 2/4 type of problem)


~~PHYSICAL~~

Mental Synthesis


Ex 1

```
wire [1:0] x;  
reg [3:0] y;  
always @ *  
begin  
  y = 4'b0001 << x;  
end
```

Sol 1




Ex 2



Sol 2:

```
wire [15:0] a, b;  
wire [16:0] c;  
wire [33:0] d;  
assign d = (a+b) * c;
```

Static Timing Analysis




— Two FFs with random cloud type of logic

Q1: How many paths?

Q2: Will it work?

Q3: Assuming it works, ~~what~~ what is T_{min} ?



Q2:

Add up all delays through the path and ^{compare} check the hold requirement of destination

$$\text{Path delays} \geq T_H$$

Q3: Identify longest path intuitively (any path with 7ns delay here)

set-up time

$$2 + 7 + 2 + 1 = 12 \text{ ns} = T_{min}$$

$$2 + 7 + 1 = 10 \text{ ns}$$

Debugging

- This question is a bit oversimplified

i Toilet: Supposed to flush when nobody is sitting and it is full

~~8/11/17~~

code (given):

```
wire full;
wire noperson;
wire flush;
```

```
always @*
begin
```


```
    assign flush = full & noperson;
```

```
end
```

Procedural
block

Can't
use
wires
in
Procedural
block

Verilog FITB (Fill-in-the-blank)



module skeleton(

```
    in,
    output out,
    clk);
```

always @

```
case (in, clk)
```

```
0: q
```

```
1: q
```

```
2: q
```

```
3: q
```

JK FF 00
SP FF 01
D FF 10

assign out =

i Toilet

it supposed to flush when full and no person is sitting

wire full;

wire noperson;

- wire flush;

always ex


begin

· assign flush \leftarrow full \wedge noperson;

end

logic error "X"

N




```

wire [15:0] a, b;
wire [16:0] c;
wire [33:0] d;

assign d = c * (a + b);

```



```

module whatever (
    _ _ in,
    output _ out,
    _ _ clk );

```

```

always @
begin
    case (q)
    0: q _;
    1: q _;
    2: q _;
    3: q _;
    endcase

```

```


assign out = _;

```

```

endmodule

```



$T_a = 1$
 $T_{ab} = 2$
 $T_{suJ} = 1$
 $T_{hJ} = 1$
 $T_{suCE} = 1$
 $T_{hCE} = 0$
 $T_{suK} = 2$
 $T_{hK} = 2$
 $T_w = 0$


(*)

$1 + 3 \geq 2$ yes
 $1 \geq 0$ yes
 $2 + 7 \geq 1$ yes
 $2 + 7 + 2 \geq 0$ yes

How many paths? 7

Will it work? yes

Assuming it works, what is T_{min} 12 ns




 2 yes
 yes
 1 yes
 2 ≥ 0 yes


D = copy (data)
 T = toggle
 SR = set / reset
 JK
 1+1 ≥ 1 yes
 1+3 ≥ 2 yes
 2 ≥ 2 yes
 JK
 set set clear

r Tmin 12 ns

Setup Check

$$2 + 7 + 2 + 1 = 12 \text{ ns slower}$$



$$2 + 7 + 1 = 10 \text{ ns faster}$$




```

wire [1:0] x;
reg [3:0] y;
always @ x
begin
    y = 4'b0001 << x;
end

```



```

wire [15:0] a, b;
wire [16:0] c;
wire [33:0] d;

assign d = c * (a + b);

```


1. Mental Synthesis → 5 simple xlates
2. Mental Simulation ~ few simple xlates
3. Static Timing Analysis - fwd.
→ Static Timing Analysis - rev.
5. Debugging
6. Constraints FITB
7. Verilog FITB
8. Counter Based Design

x	y
00	0001
01	0010
10	0100
11	1000



1. Mental Synthesis ~ 5 simple xlates

2. Mental Simulation ~ few simple xlates

3. Static Timing Analysis - fwd.

4. Static Timing Analysis - rev.

5. Debugging

6. Constraints FITB

7. Verilog FITB

8. Counter Based Design

x
00
01
10
11