

Compilation Report at the end(% utilization) Adolf D'costa

Fitter Status	Successful - Wed Jul 24 03:48:47 2019
Quartus Prime Version	18.1.0 Build 625 09/12/2018 SJ Lite Edition
Revision Name	pipemult2
Top-level Entity Name	pipemult
Family	MAX 10
Device	10M08DAF484C8GES
Timing Models	Preliminary
Total logic elements	6 / 8,064 (< 1 %)
Total registers	21
Total pins	44 / 250 (18 %)
Total virtual pins	0
Total memory bits	512 / 387,072 (< 1 %)
Embedded Multiplier 9-bit elements	1 / 48 (2 %)
Total PLLs	0 / 2 (0 %)
UFM blocks	0 / 1 (0 %)
ADC blocks	0 / 1 (0 %)

Table of Contents

Flow Summary

Flow Settings

Flow Non-Default Global Settings

Flow Elapsed Time

Flow OS Summary

Flow Log

> Analysis & Synthesis

▼ Fitter

Summary

Settings

Parallel Compilation

Netlist Optimizations

> Incremental Compilation Section

in Pin-Out File

Parallel Compilation

<<Filter>>

	Processors	Number
1	Number detected on machine	4
2	Maximum allowed	2
3		
4	Average used	1.01
5	Maximum used	2
6		
7	▼ Usage by Processor	% Time Used
1	Processor 1	100.0%
2	Processor 2	0.9%

Table of Contents

Flow Summary

Flow Settings

Flow Non-Default Global Settings

Flow Elapsed Time

Flow OS Summary

Flow Log

Analysis & Synthesis

Fitter

Summary

Settings

Parallel Compilation

Netlist Optimizations

Incremental Compilation Section

Pin-Out File

Resource Section

Resource Usage Summary

Partition Statistics

Fitter Resource Usage Summary

<<Filter>>

	Resource	Usage
5		
6	ADC blocks	0 / 1 (0 %)
7	Average fan-out	1.09
8	Average interconnect usage (total/H/V)	0.3% / 0.3% / 0.2%
9	CRC blocks	0 / 1 (0 %)
10	Embedded Multiplier 9-bit elements	1 / 48 (2 %)
11	Global signals	1
1	-- Global clocks	1 / 10 (10 %)
12	Highest non-global fan-out	10
13	I/O pins	44 / 250 (18 %)
1	-- Clock pins	1 / 4 (25 %)
2	-- Dedicated input pins	1 / 1 (100 %)
14	JTAGs	0 / 1 (0 %)

* Register count does not include registers inside RAM blocks or DSP blocks.

Table of Contents

Flow Summary

Flow Settings

Flow Non-Default Global Settings

Flow Elapsed Time

Flow OS Summary

Flow Log

Analysis & Synthesis

Fitter

Summary

Settings

Parallel Compilation

Netlist Optimizations

Incremental Compilation Section

Pin-Out File

Resource Section

Resource Usage Summary

Partition Statistics

Fitter Resource Usage Summary

<<Filter>>

	Resource	Usage
15	Logic element usage by number of LUT inputs	
1	-- <=2 input functions	1
2	-- Register only	5
3	-- 4 input functions	0
4	-- 3 input functions	0
16	Logic elements by mode	
1	-- arithmetic mode	0
2	-- normal mode	1
17	Maximum fan-out	24
18	M9Ks	1 / 42 (2 %)
19	Oscillator blocks	0 / 1 (0 %)
20	PLLs	0 / 2 (0 %)
21	Peak interconnect usage (total/H/V)	1.2% / 1.5% / 0.7%

* Register count does not include registers inside RAM blocks or DSP blocks.

