

## B



## D

## B



## D

1

2

3

4

A

A

B


B

C

C

D

D



Project:	Lora Hack
Version:	1.1
Variant:	[No Variations]
PCB Designer:	Luis Goncalves
Date:	2017-01-21
File Name:	hacker_lora.PcbDoc

1

2

3

4

A

B

C


D

A

B

C

D



Project:	Lora Hack
Version:	1.1
Variant:	[No Variations]
PCB Designer:	Luis Goncalves
Date:	2017-01-21
File Name:	hacker_lora.PcbDoc

1

2

3

4

A

A

B


B

C

C

D

D




Project:	Lora Hack
Version:	1.1
Variant:	[No Variations]
PCB Designer:	Luis Goncalves
Date:	2017-01-21
File Name:	hacker_lora.PcbDoc

1

2

3

4



Project:	Lora Hack
Version:	1.1
Variant:	[No Variations]
PCB Designer:	Luis Goncalves
Date:	2017-01-21
File Name:	hacker_lora.PcbDoc