



# Projeto de Circuitos Eletrônicos Integrados 2

## Projeto de Amplificadores de 2 Estágios (Revisão)

Professor: Wellington Amaral ([waamaral@unb.br](mailto:waamaral@unb.br))

# Amp. Op. de 2 Estágios

## Considerações

$$R_1 \approx \frac{1}{g_{m3}} \parallel r_{ds3} \parallel r_{ds1} \approx \frac{1}{g_{m3}}$$



$$C_1 = C_{gs3} + C_{gs4} + C_{bd1} + C_{bd3}$$

$$R_2 = r_{ds2} \parallel r_{ds4}$$

$$C_2 = C_{gs6} + C_{bd2} + C_{bd4}$$

$$R_3 = r_{ds6} \parallel r_{ds7}$$

$$C_3 = C_L + C_{bd6} + C_{bd7}$$



# Amp. Op. de 2 Estágios

## Considerações

$$R_1 \approx \frac{1}{g_{m3}} \parallel r_{ds3} \parallel r_{ds1} \approx \frac{1}{g_{m3}}$$



$$C_1 = C_{gs3} + C_{gs4} + C_{bd1} + C_{bd3}$$

$$R_2 = r_{ds2} \parallel r_{ds4}$$

$$C_2 = C_{gs6} + C_{bd2} + C_{bd4}$$

$$R_3 = r_{ds6} \parallel r_{ds7}$$

$$C_3 = C_L + C_{bd6} + C_{bd7}$$



# Amp. Op. de 2 Estágios

## Considerações

$$R_1 \approx \frac{1}{g_{m3}} \parallel r_{ds3} \parallel r_{ds1} \approx \frac{1}{g_{m3}}$$



$$C_1 = C_{gs3} + C_{gs4} + C_{bd1} + C_{bd3}$$

$$R_2 = r_{ds2} \parallel r_{ds4}$$

$$C_2 = C_{gs6} + C_{bd2} + C_{bd4}$$

$$R_3 = r_{ds6} \parallel r_{ds7}$$

$$C_3 = C_L + C_{bd6} + C_{bd7}$$



# Amp. Op. de 2 Estágios

## Considerações

$$R_1 \approx \frac{1}{g_{m3}} \parallel r_{ds3} \parallel r_{ds1} \approx \frac{1}{g_{m3}}$$

$$C_1 = C_{gs3} + C_{gs4} + C_{bd1} + C_{bd3}$$



$$R_2 = r_{ds2} \parallel r_{ds4}$$

$$C_2 = C_{gs6} + C_{bd2} + C_{bd4}$$

$$R_3 = r_{ds6} \parallel r_{ds7}$$

$$C_3 = C_L + C_{bd6} + C_{bd7}$$

Tensão  $V_1$  no gate de M3/M4 é dada por  $(g_{m1} \cdot V_{in} / 2) \cdot R_1$



# Amp. Op. de 2 Estágios

## Considerações

$$R_1 \approx \frac{1}{g_{m3}} \parallel r_{ds3} \parallel r_{ds1} \approx \frac{1}{g_{m3}}$$



$$C_1 = C_{gs3} + C_{gs4} + C_{bd1} + C_{bd3}$$

$$R_2 = r_{ds2} \parallel r_{ds4}$$

$$C_2 = C_{gs6} + C_{bd2} + C_{bd4}$$

$$R_3 = r_{ds6} \parallel r_{ds7}$$

$$C_3 = C_L + C_{bd6} + C_{bd7}$$



# Amp. Op. de 2 Estágios

## Considerações

$$R_1 \approx \frac{1}{g_{m3}} \parallel r_{ds3} \parallel r_{ds1} \approx \frac{1}{g_{m3}}$$

$$C_1 = C_{gs3} + C_{gs4} + C_{bd1} + C_{bd3}$$



$$R_2 = r_{ds2} \parallel r_{ds4}$$

$$C_2 = C_{gs6} + C_{bd2} + C_{bd4}$$

$$R_3 = r_{ds6} \parallel r_{ds7}$$

$$C_3 = C_L + C_{bd6} + C_{bd7}$$

Tensão  $V_2$  é dada pelo somatório das duas fontes de corrente vezes  $R_2$







# Amp. Op. de 2 Estágios

## Considerações



- Considerando que  $R_1$  é pequeno.





# Amp. Op. de 2 Estágios

## Considerações





Margem de fase menor  
que  $45^\circ$ !!

# Amp. Op. de 2 Estágios

## Considerações



### Compensação Miller



# Amp. Op. de 2 Estágios

## Considerações


### Compensação Miller



# Amp. Op. de 2 Estágios

## Especificações Necessárias


1. Gain at dc,  $A_v(0)$
2. Gain-bandwidth,  $GB$
3. Phase margin (or settling time)
4. Input common-mode range, ICMR
5. Load Capacitance,  $C_L$
6. Slew-rate,  $SR$
7. Output voltage swing
8. Power dissipation,  $P_{diss}$



# Amp. Op. de 2 Estágios

## Especificações Necessárias

1. Gain at dc,  $A_v(0)$
2. Gain-bandwidth,  $GB$
3. Phase margin (or settling time)
4. Input common-mode range, ICMR
5. Load Capacitance,  $C_L$
6. Slew-rate,  $SR$
7. Output voltage swing
8. Power dissipation,  $P_{diss}$




## Equações de Projeto (Considerações)

1-  $V_{SG4} = V_{SG6}$  (1)

2- Se  $V_{SG4} = V_{SG6} \Rightarrow I_6 = \left(\frac{S_6}{S_4}\right)I_4$  (2)

3- O projeto deve satisfazer a “Condição de Balanceamento/Casamento”:  $I_6 = I_7$  (3)

4- Logo,  $\boxed{\frac{S_6}{S_4} = \frac{2S_7}{S_5}}$  (5)



Além disto:  $I_7 = \left(\frac{S_7}{S_5}\right)I_5 = \left(\frac{S_7}{S_5}\right)(2I_4)$  (4)

## Equações de Projeto (Considerações)

Slew rate  $SR = \frac{I_5}{C_c}$  (Assuming  $I_7 \gg I_5$  and  $C_L > C_c$ )

First-stage gain  $A_{v1} = \frac{g_{m1}}{g_{ds2} + g_{ds4}} = \frac{2g_{m1}}{I_5(l_2 + l_4)}$

Second-stage gain  $A_{v2} = \frac{g_{m6}}{g_{ds6} + g_{ds7}} = \frac{g_{m6}}{I_6(l_6 + l_7)}$

Gain-bandwidth  $GB = \frac{g_{m1}}{C_c}$


Output pole  $p_2 = \frac{-g_{m6}}{C_L}$

RHP zero  $z_1 = \frac{g_{m6}}{C_c}$

60° phase margin requires that  $g_{m6} = 2.2g_{m2}(C_L/C_c)$  if all other roots are  $\geq 10GB$ .

Positive ICMR  $V_{in(max)} = V_{DD} - \sqrt{\frac{I_5}{b_3}} - |V_{T03}|_{(max)} + V_{T1(min)}$

Negative ICMR  $V_{in(min)} = V_{SS} + \sqrt{\frac{I_5}{b_1}} + V_{T1(max)} + V_{DS5(sat)}$





## Etapas de Projeto

1 -  $C_c > 0.22C_L$


2 -  $I_5 = SR \cdot C_c$

3 -  $S_3 = \frac{I_5}{K'_3[V_{DD} - V_{in(max)} - |V_{T03}|(max) + V_{T1}(min)]^2}$

4 -  $g_{m1} = GB \cdot 2\pi \cdot C_c \rightarrow S_2 = \frac{g_{m1}^2}{K'_1 I_5}$

5 -  $V_{DS5(sat)} = V_{in(min)} - V_{SS} - \sqrt{\frac{I_5}{\beta_1}} - V_{T1(max)} \geq 100 \text{ mV}$

6 -  $S_5 = \frac{2I_5}{K'_5[V_{DS5(sat)}]^2}$



$\beta = K.S$

## Etapas de Projeto

7 -  $g_{m6} \geq 10g_{m1}$

$$g_{m4} = \sqrt{2K_P'S_4I_4}$$


8 -  $S_6 = \frac{g_{m6}}{g_{m4}}S_4$

9 -  $I_6 = \frac{g_{m6}^2}{2K'_6S_6}$

10 -  $S_7 = (I_6/I_5)S_5$

11 -  $P_{diss} = (I_5 + I_6)(V_{DD} + |V_{SS}|)$

12 -  $A_v = \frac{2g_{m2}g_{m6}}{I_5(l_2 + l_4)I_6(l_6 + l_7)}$



# Equações de Projeto

$$1 - C_c > 0.22C_L$$

$$2 - I_5 = SR \cdot C_c$$

$$3 - S_3 = \frac{I_5}{K'_3[V_{DD} - V_{in(max)} - |V_{T03}(max) + V_{T1(min)}]|^2}$$

$$4 - g_{m1} = GB \cdot 2\pi \cdot C_c \rightarrow S_2 = \frac{g_{m1}^2}{K'_1 I_5}$$

$$5 - V_{DS5(sat)} = V_{in(min)} - V_{SS} - \sqrt{\frac{I_5}{\beta_1}} - V_{T1(max)} \geq 100 \text{ mV}$$

$$6 - S_5 = \frac{2I_5}{K'_5[V_{DS5(sat)}]^2}$$

$$\beta = K.S$$

$$7 - g_{m6} \geq 10g_{m1}$$

$$g_{m4} = \sqrt{2K_P'S_4I_4}$$

$$8 - S_6 = \frac{g_{m6}}{g_{m4}}S_4$$

$$9 - I_6 = \frac{g_{m6}^2}{2K'_6S_6}$$

$$10 - S_7 = (I_6/I_5)S_5$$

$$11 - P_{diss} = (I_5 + I_6)(V_{DD} + |V_{SS}|)$$

$$12 - A_v = \frac{2g_{m2}g_{m6}}{I_5(l_2 + l_4)I_6(l_6 + l_7)}$$

# Amp. Op. de 2 Estágios


## Exercício

➤ Projete um Amp. Op de 2 Estágios com as seguintes especificações:

$A_v > 3000 \text{ V/V}$	$V_{DD} = 1,8\text{v}$
Margem de fase $60^\circ$	$0,5 > V_{out} \text{ range} > 1,3\text{V}$
$GB = 5\text{MHz}$	$SR > 4\text{V/us}$
$ICMR = 0,9\text{V a } 1,3\text{V}$	$P_{diss} \leq 2\text{mW}$

➤ Dados da tecnologia:

$V_{tn} = 0,397\text{V}$	$\lambda_N = 0,06\text{V}^{-1}$
$V_{tp} = 0,457\text{V}$	$\lambda_P = 0,08\text{V}^{-1}$
$K_n = 593\mu\text{A/V}^2$	$C_{ox} = 8,82\text{E-}15 \text{ F/um}^2$
$K_p = 216\mu\text{A/V}^2$	



➤ Demais dados de projeto:

$C_L = 2\text{pF}$
$L_{min} \text{ e } W_{min} = 0,5\mu\text{m}$



# *Referências*

- Phillip Allen, Douglas Holberg, " CMOS Analog Circuit Design", **Capítulo 6**  
Oxford, 2a ed., 2002.