

## Introduction

This guide describes how to build the First Stage Bootloader and Vivado designs for the ADM-VPX3-9Z2.

## Requirements

Xilinx SDK 2018.3

Xilinx Vivado 2018.3.

#### Sources

The sources can be downloaded from github using one of the following commands, depending on Vivado version:

qit clone -b rel-v2018.3 https://qithub.com/adps/fsbl-vivado admvpx39z2.qit



# Vivado Project

The Vivado project contains the processing system configuration, which is required by the First Stage Bootloader. There is also a simple FPAG design attent to an AXI Master busin which contains a block RAM and a block to reverse the data received from the block RAM during a read operation. i.e. writing 0x12345678 to the design will be read back as 0x8754321.

### Generating the Vivado project

To generate the Vivado project:

- 1: Open Vivado, and in the tcl console navigate to the fpga/vivado/ directory, e.g.
  - cd C:/ZynqMPSoc/fpga/vivado
- Source the tcl script to generate the project:

```
source ./simple-9z2.tcl
```

This will generate the Vvado project in the fpga/vivado/simple-9z2 directory. A bitstream can then be generated in the usual way.

After bistream generation, the hardware description file can be generated for use with XSDK. Click File-> Export->Export Hardware, then click Ok.

#### Outputs

After building has completed, the following files can be found:

admvpx39z2 zu15 simple.bit This file is the FPGA bitstream.

simple\_9z2\_wrapper.hdf
This is the hardware description file to be loaded by the First Stage
Rootloader

#### **Customising the Processor Configuration**

The processor can be configured to us different periphenals, such as the EMMC or SD card, or different configurations of the GTR transceiver. If any modifications are made to the processing system, the block design should be generated by clicking "Generate Block Design" in the left bar, and then exporting the hdf file again. After this, the First Stage Boctloader should be re-generated with the new hdf file.

#### Constraint files

The pinout for the FMC connector is found in simple\_9z2\_fmc.xdc, and the pinout for the clocks/DisplayPort are found in 9z2.xdc.

# **Building the Example Application**

There is an application to interact with the Vivado design, located in the apposisimple folder. This application simply writes data to the FPGA design, and then reads it back and prints the results. The FPGA design will swap the written data around, which confirms that it is working properly. After building the cross-compile toolchain, run:

make all



# First Stage Bootloader

The FSBL (First Stage Boot Loader) configures the processor with the settings from Vivado before loading U-Boot.

### Building the FSBL

- 1: Open a command line interface and change directory to the fsbl folder.
- Source the XSDK setup script. e.g for Windows:
  - call C:\Xilinx\SDK\2018.3\settings64.bat
- Start XSDK in batch mode, using build\_fsbl.tcl

xsdk -batch -source build fsbl.tcl

This will build all the required projects, and generate the BOOT.bin file required to boot.

The BOOT.bin file will include the bitstream file located in the "bit" folder, and the u-boot.elf file located in xsdk/ build\_bootimg folder.

#### Outputs

After building has completed, the following files can be found in the build directory:

9z2\_fsbl.elf This file is the first stage bootloader executable.

BOOT.bin

This is the boot file that the Zynq process will first try to load for booting. It contains first stage bootbader.

9z2 workspace This directory contains the workspace and all required projects to build the 9z2 FSBL.

#### Customising the FSBL and Processor Configuration

The FSBL can be customised after generating the output files. Open Xilinx SDK 2018.3 and set the workspace to the "922\_workspace" folder that was created when running the fsbl build script. The project called 922\_fsbl will contain the first stage bootloader source files, which can be modified as needed.

The project will use a pre-built hdf file that configures the processor to use DisplayPort, USB and the SD Card. This can be changed by right clicking on the 912, the project, and selecting 'Change Hardware Platform Specification', click yes to the warning, navigate to the new hdf file and click OK. This will re-generate the first stake bootloader with the undated processor configuration.

After generating the FSBL, a BOOT, bin file must be generated manually:

- Within Xilinx SDK, Select Xilinx->Create Boot Image.
- 2 Select Import from existing BIF file
- 3 In the "Import BIF file path" section, select "browse" and select to "build\_bootimg/ mkimq-uboot\_bitstream.bif"
- 4 Click "Create Image"

The updated BOOT.bin file will be genreatred in the xsdk/build\_booting directory.



# **Revision History**

Revision	Date	Description of Change
1.0	15th June 2018	Initial draft
1.1	11th Feburary 2019	Updated for Vivado 2018.3
1.1	8th December 2020	Typo fix

Address: Suite L4A, 160 Dundee Street, Edinburgh, EH11 1DQ, UK
Telephone: 444 131 558 2600
Fax: +44 131 558 2700
email: sales@alpha-data.com
http://www.alpha-data.com

Address: 611 Corporate Circle, Suite H Golden, CO 80401 Telephone: (303) 954 9768 Fax: (866) 820 9956 - toll free email: sales@alpha-data.com