## dan.luu@gmail.com

## EXPERIENCE

Recurse Center, Sabbatical	$2017-{ m Present}$
Microsoft, Engineer	2015-2017
♦ Bing (BitFunnel)	C++
$\circ~$ Found algorithmic simplification, reducing largest ar	nd most complicated part of the system to 30LOC
$\circ~$ This formed the core of a SIGIR 2017 paper; won SI	GIR "best paper award"
$\circ~$ Many other improvements, e.g., reduced the number	of hash collisions with improved re-hashing method
$\diamond$ SmartNIC; multiple order of magnitude tail latency imp	provement System Verilog
$\circ~$ Half the latency of Amazon "enhanced networking"	
$\circ$ Convinced team to use modern practices such as ver	sion control and pass/fail tests
Google, Engineer	2013-2014
$\diamond~{\rm TPU}$ (deep learning hardware accelerator)	
$\circ \   \rm https://www.google.com/patents/WO2016186801A1$	
$\circ\ https://www.google.com/patents/US20160342889$	
Recurse Center, Sabbatical	Spring 2013
Centaur Technology (acquired by VIA), Member of	f Technical Staff 2005 – 2013
♦ Here's one sample six-month project (adding an ARM f	ront-end to our x86):
$\circ~$ Helped reverse engineer the ARMv7 ISA (this was p	re-AArch64)
$\circ$ Created architectural simulator and got Android run	uning on it $C$
$\circ$ Implemented $^{1}\!/_{2}$ of the translator, and wrote associa	ted microcode Verilog / Templating language
$\circ~$ Created test generator that found 90% of the first 10	000 bugs on the project $F\#$
$\diamond \ \ \text{Other projects included adding fault tolerance to a distributed system, post-silicon debug, test tooling, etc.}$	
$\circ~$ Job scheduler: improved machine from utilization 60	9% to $92%$ without impacting latency SLA
Ultrafast Optics and Fiber Communications Lab, R	desearch Assistant 2003 – 2005
$\diamond~$ Lab work, included speeding up parallel (256 wavelengt	h) polarimeter by $40x$ $MATLAB \ and \ C$
IBM, Intern; Austin, TX	Summer 2003
$\diamond \ \ \text{Semi-formal} \ / \ \text{constrained random POWER6 completion unit functional verification} \qquad \qquad VHD$	
Micron Technology, Intern; Boise, ID	
$\diamond$ Flash product engineering / characterization. Automate	ed previously manual tasks. Perl
Spatial Systems Research Laboratory, Research Ass	sistant 2001
EDUCATION	
BS Math & CMPE (Wisconsin, '00-'03), MS EE (F	Purdue, '03-'05)
NON-WORK PROJECTS	
$\diamond~$ Randomized algorithms can be at LRU/pseudo-LRU can	ches: https://danluu.com/2choices-eviction/
$\diamond$ A fuzzer written in an hour that found ${\sim}20$ bugs in Juli	a $https://github.com/danluu/Fuzz.jl$
♦ Web performance benchmarks for slow/flaky connection	https://danluu.com/web-bloat/
$\diamond$ Formal verification of a secure hypervisor model	https://github.com/danluu/secvisor-formal-verification
$\diamond$ Combining AFL and QuickCheck for directed fuzzing	https://danluu.com/testing/
♦ Terminal latency benchmarking	https://danluu.com/term-latency/
$\diamond$ Sega system on FPGA	https://github.com/danluu/sega-system-for-fpga
♦ Filesystem error handling	https://danluu.com/file system-errors/
♦ How outdated are Android devices?	https://danluu.com/android-updates/
$\diamond$ See $https://github.com/danluu/$ and $https://danluu.com/danluu/$	a for more!

## MISCELLANEOUS

 $\diamond\,$  Work Authorization: U.S. Citizen