dan.luu@gmail.com

EXPERIENCE

EM EMENCE		
Recurse Center, Sabbatical	$2017-\mathrm{Pr}$	esen
Microsoft, Engineer	2015 –	2017
♦ Bing (BitFunnel)		$C+\tau$
$\circ~$ Found algorithmic simplification, reducing largest and ι	most complicated part of the system to 30LOC	1,
$\circ~$ This formed the core of a SIGIR 2017 paper; won SIGI	R "best paper award"	
$\circ~$ Many other algorithmic improvements, e.g., reduced ha	sh collisions, improved bin packer	
♦ SmartNIC; multiple order of magnitude tail latency improv	vement System V	Verilo
$\circ~$ Half the latency of Amazon "enhanced networking"		
 Convinced team to use modern practices such as version 	n control and pass/fail tests	
Google, Engineer	2013 -	2014
$\diamond~{\rm TPU}$ (deep learning hardware accelerator)		
$\circ\ https://www.google.com/patents/WO2016186801A1$		
$\circ\ https://www.google.com/patents/US20160342889$		
Recurse Center, Sabbatical	Spring	2013
Centaur Technology (acquired by VIA), Member of T	Sechnical Staff 2005 –	2013
♦ Here's one sample six-month project (adding an ARM from	nt-end to our x86):	
\circ Helped reverse engineer the ARMv7 ISA (this was pre-	AArch64)	
\circ Created architectural simulator and got Android running	ng on it	C
\circ Implemented $^{1}\!/_{2}$ of the translator, and wrote associated	d microcode Verilog / Templating lar	iguag
$\circ~$ Created test generator that found 90% of the first 1000	bugs on the project	F#
\diamond Other projects included adding fault tolerance to a distribu	uted system, post-silicon debug, test tooling, et	c.
$\circ~$ Job scheduler: improved machine from utilization 60%	to 92% without impacting latency SLA	
Ultrafast Optics and Fiber Communications Lab, Research Assistant		2005
$\diamond~$ Lab work, included speeding up parallel (256 wavelength) polarimeter by 40x		and C
IBM, Intern; Austin, TX	Summer	2003
$\diamond~$ Semi-formal / constrained random POWER6 completion u	unit functional verification	VHDI
Micron Technology, Intern; Boise, ID	Summer	2002
♦ Flash product engineering / characterization. Automated 1	previously manual tasks.	Per
Spatial Systems Research Laboratory, Research Assist	tant	2001
EDUCATION		
BS Math & CMPE (Wisconsin, '00-'03), MS EE (Pur	advo 202 205)	
	due, 03-03)	
NON-WORK PROJECTS		
$\diamond~$ Randomized algorithms can be at LRU/pseudo-LRU caches	s: https://danluu.com/2choices-evi	$ction_{/}$
$\diamond~$ A fuzzer written in an hour that found ${\sim}20$ bugs in Julia	in Julia $https://github.com/danluu/Fuzz.j$	
$\diamond~$ Web performance benchmarks for slow/flaky connections	https://danluu.com/web-	$bloat_{/}$
\diamond Formal verification of a secure hypervisor model h	ttps://github.com/danluu/secvisor-formal-verification for the second contract of the seco	cation
\diamond Combining AFL and QuickCheck for directed fuzzing	https://danluu.com/te	$sting_{/}$
♦ Terminal latency benchmarking	$https://danluu.com/term ext{-}lat$	$tency_{/}$
\diamond Sega system on FPGA	https://github.com/danluu/sega-system-formula for the contraction of	r-fpge
⋄ Filesystem error handling	https://danluu.com/filesystem-e	$rrors_{/}$
♦ How outdated are Android devices?	https://danluu.com/android-upon the composition of the composition o	$dates_{/}$
\diamond See $https://github.com/danluu/$ and $https://danluu.com$ fo	r more!	

MISCELLANEOUS

 $\diamond\,$ Work Authorization: U.S. Citizen