dan.luu@gmail.com

EXPERIENCE

| Microsoft, Engineer; Seattle, WA / New York, NY | 2015 – Present |
|--|---------------------|
| $\diamond~$ BitFunnel search engine; near order of magnitude throughput/cost improvement | C++ |
| $\circ~$ Found an algorithmic simplification, reducing largest and most complicated part of the sy | ystem to 30LOC |
| • Replaced poorly-understood ML config system with optimal mathematical formula; 2x perf improvement | |
| ♦ SmartNIC; multiple order of magnitude tail latency improvement | System Verilog |
| • Half the latency of Amazon "enhanced networking" | |
| Google, Engineer; Madison, WI | 2013 - 2014 |
| \diamond TPU (deep learning hardware accelerator); order of magnitude perf improvement over GPUs | System Verilog |
| $\circ~$ Took project from requirements gathering stage (2 people) to full implementation stage (| ~ 20 people) |
| Recurse, Sabbatical; New York, NY | Spring 2013 |
| \diamond Projects include channels and coroutines in C and a BitTorrent client in Scala. | |
| Centaur Technology (acquired by VIA), Member of Technical Staff; Austin, TX | 2005 - 2013 |
| \diamond Here's one sample six-month project (adding an ARM front-end to our x86): | |
| $\circ~$ Helped reverse engineer the ARMv7 ISA (this was pre-AArch64) | |
| Created architectural simulator and got Android running on it | C |
| $\circ \ \ \text{Implemented} \ \ ^{1}\!\!/_{2} \ \text{of the translator, and wrote associated microcode} \qquad \qquad \textit{Verilog / Templating language}$ | |
| $\circ~$ Created test generator that found 90% of the first 1000 bugs on the project | F# |
| \diamond Other projects included formal verification, adding fault tolerance to a distributed system, test tooling, etc. | post-silicon debug, |
| Ultrafast Optics and Fiber Communications Lab, Research Assistant; Lafayette, IN | 2003 - 2005 |
| $\diamond~$ Lab work, included speeding up parallel (256 wavelength) polarimeter by 40x | $MATLAB \ and \ C$ |
| IBM, Intern; Austin, TX | Summer 2003 |
| $\diamond~$ Semi-formal / constrained random POWER6 completion unit functional verification | VHDL |
| Micron Technology, Intern; Boise, ID | Summer 2002 |
| \diamond Flash product engineering / characterization. Automated previously manual tasks. | Perl |
| Spatial Systems Research Laboratory, Research Assistant; Madison, WI | 2001 |
| \diamond Studied tilings and related combinatorial models, e.g., alternating sign matrices and square i | ce |
| EDUCATION | |
| BS Math & CMPE (Wisconsin, '00-'03), MS EE (Purdue, '03-'05) | |
| NON-WORK PROJECTS | |
| \diamond Sega system on FPGA https://github.com/danluu/se | ega-system-for-fpga |

NO

 $\diamond~$ Randomized algorithms can be at LRU/pseudo-LRU caches:

http://danluu.com/2choices-eviction/

https://github.com/danluu/Fuzz.jl

 $\diamond\,$ A fuzzer written in an hour that found ${\sim}20$ bugs in Julia

http://danluu.com/web-bloat/

♦ Web performance benchmarks for slow/flaky connections

 $\diamond\,$ Formal verification of a secure hypervisor model https://github.com/danluu/secvisor-formal-verification

 \diamond See https://github.com/danluu/ and http://danluu.com for more!

MISCELLANEOUS

♦ Work Authorization: U.S. Citizen