dan.luu@gmail.com

EXPERIENCE

EM EMENTE	
Recurse Center, Sabbatical	$2017 - \mathrm{Preser}$
Microsoft, Engineer	2015-201
♦ Bing (BitFunnel)	C+
\circ Found algorithmic simplification, reducing largest and n	nost complicated part of the system to 30LOC
$\circ~$ This formed the core of a SIGIR 2017 paper; won SIGIR	R "best paper award"
$\circ~$ Many other algorithmic improvements, e.g., reduced has	sh collisions, improved bin packer
♦ SmartNIC; multiple order of magnitude tail latency improv	rement SystemVerile
$\circ~$ Half the latency of Amazon "enhanced networking"	
 Convinced team to use modern practices such as version 	n control and pass/fail tests
Google, Engineer	2013 - 201
♦ TPU (deep learning hardware accelerator)	
$\circ\ https://www.google.com/patents/WO2016186801A1$	
$\circ\ https://www.google.com/patents/US20160342889$	
Recurse Center, Sabbatical	Spring 201
Centaur Technology (acquired by VIA), Member of Te	echnical Staff 2005 – 201
♦ Here's one sample six-month project (adding an ARM from	t-end to our x86):
• Helped reverse engineer the ARMv7 ISA (this was pre-A	AArch64)
 Created architectural simulator and got Android runnin 	g on it
\circ Implemented $^{1}\!/_{2}$ of the translator, and wrote associated	microcode Verilog / Templating language
$\circ~$ Created test generator that found 90% of the first 1000	bugs on the project F
\diamond Other projects included adding fault tolerance to a distribu	tted system, post-silicon debug, test tooling, etc.
$\circ~$ Job scheduler: improved machine from utilization 60% t	to 92% without impacting latency SLO
Ultrafast Optics and Fiber Communications Lab, Rese	earch Assistant 2003 – 200
♦ Lab work, included speeding up parallel (256 wavelength) p	polarimeter by 40x MATLAB and
IBM, Intern; Austin, TX	Summer 200
♦ Property-based testing, POWER6 completion unit (out-of-	order execution backend) VHD
Micron Technology, Intern; Boise, ID	Summer 200
♦ Flash product engineering / characterization. Automated p	previously manual tasks. Pe
Spatial Systems Research Laboratory, Research Assist	ant 200
EDUCATION	
	1 100 105)
BS Math & CMPE (Wisconsin, '00-'03), MS EE (Pure	iue, 103-105)
NON-WORK PROJECTS	
$\diamond~$ Randomized algorithms can be at LRU/pseudo-LRU caches	: https://danluu.com/2 choices-eviction
$\diamond~$ A fuzzer written in an hour that found ${\sim}20$ bugs in Julia	https://github.com/danluu/Fuzz.
$\diamond~$ Web performance benchmarks for slow/flaky connections	https://danluu.com/web-bloat
\diamond Formal verification of a secure hypervisor model ht	$tps://github.com/danluu/secvisor ext{-}formal ext{-}verification$
\diamond Combining AFL and QuickCheck for directed fuzzing	https://danluu.com/testing
♦ Terminal latency benchmarking	$https://danluu.com/term{-}latency$
♦ Sega system on FPGA	https://github.com/danluu/sega-system-for-fpgggggggggggggggggggggggggggggggggggg
⋄ Filesystem error handling	https://danluu.com/file system-errors
♦ How outdated are Android devices?	https://danluu.com/android-updates
♦ See https://github.com/danluu/ and https://danluu.com for	: more!

MISCELLANEOUS

 $\diamond\,$ Work Authorization: U.S. Citizen