## Klausur RMP

Name	Matrikel-Nummer

# Hinweise:


- 1.) Tragen Sie in obige Felder Ihren Namen und Ihre Matrikelnummer ein.
- Zusätzliche Lösungsblätter versehen Sie bitte (vor der Verwendung) mit <u>Namen und Matrikelnummer</u>.
   Nehmen Sie zur Bearbeitung einer Aufgabe jeweils ein neues Blatt.
- 3.) Vermerken Sie in den vorgesehenen Lösungsfeldern der Aufgabenblätter, dass ein Zusatzblatt existiert.
- 4.) Zur Bearbeitung stehen **90 Minuten** zur Verfügung.
- 5.) Erlaubte Hilfsmittel:

Tabellen/Cheat-Sheets/Auszüge im Anhang. Sonst <u>keine weiteren Hilfsmittel</u> (Taschenrechner, Notebooks, Handys).

		Übersicht zur Bewertung der Aufgaben.
Aufgabe	Punkte	
01	30	
02	18	
03	12	
Summ	ne ≅ 60	

Wie lautet der Dezimalwert der 8-Bit-Binärzahl 1011 0111<sub>B</sub> a) als vorzeichenlose Zahl? b) als vorzeichenbehaftete Zahl? Geben Sie die Dezimalzahl 300p als Binärzahl an. Verwenden Sie die Modulo-Division. Wie lautet die Binärdarstellung (8-Bit) der vorzeichenbehafteten Zahl -92<sub>D</sub>? Berechnen Sie (8-bit-Zahl): 01010011 C =Wird das Carry-Flag gesetzt? Wird das Overflow-Flag gesetzt? +10101111  $\nabla =$ Ist das Ergebnis richtig oder falsch: a) a) bei Vz.-loser b) Vz.-behafteter Interpretation? b) Berechnen Sie durch Addition des 11011010 C=Zweierkomplements (8-bit-Zahl): -10100011  $\nabla =$ Wird das Carry-Flag gesetzt? a) Wird das Overflow-Flag gesetzt? b) Ist das Ergebnis richtig oder falsch: a) bei Vz.-loser b) Vz.-behafteter Interpretation?

Geben Sie die Zahl 24.9 als binäre Fixkommazahl (nicht Floatingpoint) mit 8 Vorkomma- und 8 Nachkomma- stellen an.	
	,
Geben Sie den Wertebereich (den <u>kleinsten</u> und den <u>größten</u> Wert (Hex.)) in r0 an, damit ein Sprung nach LAB erfolgt!  cmp r0, #0x8 bhi LAB ; if higher	Wertebereich (einschließlich):  von $0\mathbf{x}$ bis $0\mathbf{x}$
Geben Sie einen Assembler-Befehl an, um die Bits <u>0</u> , <u>1 und 2</u> des Registers r0 <u>zu invertieren</u> , ohne die anderen Bits zu verändern!	
Geben Sie eine Assembler-Befehlssequenz an, mit der zum Label LAB gesprungen wird, wenn die Bits 0-3 in den Registern r3 und r4 nicht gleich sind!	
Anm.: max. 4 Befehle	Seite 3 von 7



## <u>Aufgabe 2</u> (Assemblerbefehle, Adressierungsarten)

[18 Punkte]

Nachfolgend ist ein Programm angegeben. Der Datenblock beginne bei Adresse 0x50000030.

a) Geben Sie die Speicherbelegung des Datenblocks in <u>hexadezimaler</u> Darstellung an.

Adresse
0x50000030
0x50000034
0x50000038
0x5000003C

+(	0	+1	+2	+3

Anm. : unbekannte Inhalte mit 'xx' markieren

Welche Werte haben die Label (d.h. was steht in der Symboltabelle)?

$$w0 = b0 =$$
 $w1 = E0 =$ 

b) Geben Sie die Werte der geänderten Register bzw. Speicherzellen sowie den Zustand des Statusregisters (Flags) an. Verwenden Sie die neben dem Programm stehende Tabelle.

AREA MyData, DATA, align = 2 ; 4-Byte-Alignment

alle Werte im Hexadezimalformat

Byte

ldr	rO,	=w0
ldr	r1,	[r0]
ldrb	r2,	[r0, #4]
mov	r3,	#0x8787
eors	r4,	r3, #0x78
ands	r5,	r3, #0x78
subs	r3,	r3, LSR #8
ldrh	r7,	[r0, #2]!
ldrh	r8,	[r0], #2
ldrh	r9,	[r0]

							-1
Z	v	С		3	2	1	0
0	0	0	r0=r1=r2 =r3=r4=	AA	77	AA	77
			r0 =				
			r1 =				
			r2 =				
			r3 =				
			r4 =				
			r5 =				
			r3 =				
			r7 =				
			r8 =				
			r9 =				
				0 0 0   r0=r1=r2	0 0 0 r0=r1=r2 AA = r0 = r1 = r2 = r3 = r4 = r4 = r5 = r3 = r7 = r8	0 0 0 r0=r1=r2 AA 77 r0 = r1 = r0 = r1 = r2 = r3 = r4 = r4 = r5 = r3 = r7 = r8	0 0 0   r0=r1=r2

<u>Hinweis:</u> 'A' = 0x41, '0'=0x30

Welchen Wert hat i nach folgender Sequenz?  int i;  i = 2+3*4;	
Welchen Wert hat f nach folgender Programmsequenz:	
<pre>double f; f = 3/4 + 2.25;</pre>	
Welchen Wert hat x nach folgender Sequenz?	
<pre>int a=64; signed char x; x = 2*a;</pre>	
Welchen Wert hat a nach folgender Programmsequenz?	
#define MLA(A,B,C) A*B + C int a, x=3, y=4, z=5; a = MLA(x+1, y-1, z);	
Was wollte der Programmierer vermutlich eigentlich erreichen? Helfen Sie ihm und verbessern Sie das Programm.	
Schreiben Sie ein äquivalentes Programm, welches statt der while-Schleife eine for-Schleife nutzt.	
<pre>int x=20; while(x &lt; 30 ) {         printf("x=%d\n", ++x); }</pre>	
Welchen Wert (dezimal) hat c nach der Addition?	
char a='1', b='2', c; c = a+b;	
Initialisieren Sie den Zeiger pA so, dass er auf das 'A' zeigt.	pA =
<pre>char str[] = "HAW Hamburg"; char *pA;</pre>	

Geben Sie die Definition (also den Programmcode) einer Funktion "addFirst" an, der ein
int-Vektor übergeben wird und welche die
Summe der ersten beiden Vektorelemente
zurückgibt (als int).

Gegeben sei der Vektor::
int Vek[] = {1,2,3,4,5,6};

Wie wird die Funktion "addFirst" (s. Aufgabe
darüber) mit dem Vektor Vek aufgerufen?

Wie lautet der Funktionsaufruf, wenn das 3. und
4. Element des Vektors addiert werden soll?

Erg = addFirst ( );

Opcode	15	14	13	12	11	10	9	8	7	6	5 4 3	2 1 0			
LSL Rd, Rm, #	0	0	0	0	0			#			Rm	Rd			
LSR Rd, Rm, #	0	0	0	0	1			#			Rm	Rd			
ASR Rd, Rm, #	0	0	0	1	0			#			Rm	Rd			
ADD Rd, Rn, Rm	0	0	0	1	1		0		Rm		Rn	Rd			
SUB Rd, Rn, Rm	0	0	0	1	1	0					Rn	Rd			
ADD Rd, Rn, #	0	0	0	1	1	1					Rn	Rd			
SUB Rd, Rn, #	0	0	0	1	1	1	1	L	#		Rn	Rd			
MOV Rd, #	0	0	1	0	0		Rd		#						
CMP Rn, #	0	0	1	1	1	L	Rn								
ADD Rd, #	0	0	1	1	1	L	Rd		Н		#				
SUB Rd, # AND Rd, Rm	0	1	0	0	0	0	0	٥	0	0	Rm	Rd			
EOR Rd, Rm	0	1	0	0	0	0	0	0	0	1	Rm	Rd			
LSL Rd, Rs	0	1	0	0	0	0	0	0	1	0	Rs	Rd			
LSR Rd, Rs	0	1	0	0	0	0	0	0	1	1	Rs	Rd			
ASR Rd, Rs	0	1	0	0	0	0	0	1	0	0	Rs	Rd			
ADC Rd, Rm	0	1	0	0	0	0	0	1	0	1	Rm	Rd			
SBC Rd, Rm	0	1	0	0	0	0	0	1	1	0	Rm	Rd			
ROR Rd, Rs	0	1	0	0	0	0	0	1	1	1	Rs	Rd			
TST Rm, Rn	0	1	0	0	0	0	1	0	0	0	Rn	Rm			
NEG Rd, Rm	0	1	0	0	0	0	1	0	0	1	Rm	Rd			
CMP Rm, Rn	0	1	0	0	0	0	1	0	1	0	Rn	Rm			
CMN Rm, Rn	0	1	0	0	0	0	1	0	1	1	Rn	Rm			
ORR Rd, Rm	0	1	0	0	0	0	1	1	0	0	Rm	Rd			
MUL Rd, Rm	0	1	0	0	0	0	1	1	0	1	Rm	Rd			
BIC Rm, Rd	0	1	0	0	0	0	1	1	1	0	Rn	Rm			
MVN Rd, Rm	0	1	0	0	0	0	1	1	1	1	Rm	Rd			
Unpredictable	0	1	0	0	0	1	0	0	0	0	x x x	x x x			
ADD Rd, Rm	0	1	0	0	0	1	0	0	H1	H2	Rm	Rd			
Unpredictable	0	1	0	0	0	1	0	1	0	0	x x x	x x x			
CMP Rm, Rn	0	1	0	0	0	1	0	1	H1	H2	Rn	Rm			
Unpredictable	0	1	0	0	0	1	1	0	0	0	x x x	x x x			
MOV Rd, Rm	0	1	0	0	0	1	1	0	H1	H2	Rm	Rd			
BX Rm	0	1	0	0	0	1	1	1	0	H2	Rm	0 0 0			
BLX Rm	0	1	0	0	0	1	1	1	1	H2	Rm	0 0 0			
Unpredictable	0	1	0	0	0	1	1	1	х	х	x x x	1 x x			
LDR Rd, [PC, #]	0	1	0	0	1		Rd			Р	C Relative	Offset			
STR Rd, [Rn, Rm]	0	1	0	1	0	0	0		Rm		Rn Rn	Rd			
STRH Rd, [Rn, Rm]	0	1	0	1	0	1	0		Rm		Rn Rn	Rd Rd			
STRB Rd, [Rn, Rm]	0	1	0	1	0	1	1		Rm		Rn Rn	Rd Rd			
LDRSB Rd, [Rn, Rm] LDR Rd, [Rn, Rm]	0	1	0	1	1	0	0	H	Rm		Rn	Rd Rd			
LDR Rd, [Rn, Rm] LDRH Rd, [Rn, Rm]	0	1	0	1	1	0	1	H	Rm		Rn	Rd			
	0	1	0	1	1	1	0	H	Rm			Rd Rd			
LDRB Rd, [Rn, Rm]	0	1	0	1	1	1	1		Rm			Rd			
LDRSH Rd, [Rn, Rm] STR Rd. [Rn. #OFF]	0	1	1	0	0	Ė		Offs		-	Rn	Rd			
	0	1	- 1	0	1	Н		Offs		-	- Po	Rd			
	0	1	1	1	0	H		Offs		-	Rn	Rd			
STRB Rd, [Rn, #OFF] LDRB Rd, [Rn, #OFF]	0	1	- 1	1	1	Н		Offs			Rn	Rd			
STRH Rd, [Rn, #OFF]	1	0	0	0	0	Н		Offs		-	Rn	Rd			
LDRH Rd, [Rn, #OFF]	1	0	0	0	1	Н		Offs			Rn	Rd			
STR Rd, [SP, #OFF]	1	0	0	1	0	Н	Rd	_		S	P Relative	Offset			
LDR Rd, [SP, #OFF]	1	0	0	1	1	Н	Rd				P Relative				
						Н	RH	_	_	Р	C Relative	C Relative Offset			
	1	0	1	0	0							Offset			
ADD Rd, PC, #OFF	1	0	1	0	0	Н	Rd			S	P Relative	Offset Offset			
ADD Rd, PC, #OFF ADD Rd, SP, #OFF	1 1 1	0	1	1	۰	0	Rd	0	1		P Relative SP Relativ				
ADD Rd, PC, #OFF  ADD Rd, SP, #OFF  SUB SP, SP, #OFF	1	0 0 0	1 1 1	0	1	0		0		Г	SP Relativ	e Offset			
ADD Rd, PC, #OFF  ADD Rd, SP, #OFF  SUB SP, SP, #OFF  Unpredictable	1	0	1	1	0	0	0	1	1 x	Г	SP Relativ	e Offset			
ADD Rd, PC, #0FF  ADD Rd, SP, #0FF  SUB SP, SP, #0FF  Unpredictable  PUSH { <reg list="">, <lr>}</lr></reg>	1 1	0	1	0	1		Rd 0			Г	SP Relativ	e Offset x x x			
ADD Rd, PC, #0FF  ADD Rd, SP, #0FF  SUB SP, SP, #0FF  Unpredictable  PUSH { <reg list="">, <lr>}</lr></reg>	1 1	0	1	1 1	0 0	0	0 0	1 LR PC		x	x x x x Register	e Offset  x x x  List  List			
ADD Rd, PC, #0FF  ADD Rd, SP, #0FF  SUB SP, SP, #0FF  Unpredictable  PUSH {creg list>, <lr>}  POP {creg list&gt;, <pc>}  Unpredictable</pc></lr>	1 1 1	0 0 0	1 1 1	1 1 1	0 0 1	1	0 0 0	1 LR	x	x	SP Relativ	x x x x List x x x x			
ADD Rd, PC, #0FF ADD Rd, SP, #0FF SUB SP, SP, #0FF Unpredictable PUSH {creg list>, <lr>} POF {creg list&gt;, <pc>} Unpredictable Unpredictable Unpredictable</pc></lr>	1 1 1	0 0 0	1 1 1	1 1 1	1 0 0 1	1	0 0 0 0	1 LR PC	x	x	X X X Register Register X X X	x x x x List x x x x			
ADD Rd, PC, #OFF ADD Rd, SP, #OFF SUB SP, SP, #OFF Unpredictable PUSH {-reg list>, <lr>} POF {-reg list&gt;, <pc>} Unpredictable Unpredictable BEFT #</pc></lr>	1 1 1 1 1	0 0 0 0	1 1 1 1 1	1 1 1 1	1 0 0 1 0	0 1 1 x	0 0 0 1 x	1 LR PC x	×	x	X X X Register Register X X X X X	e Offset  x x x x  List  List  x x x x			
ADD Rd, PC, #OFF ADD Rd, SP, #OFF SUB SP, SP, #OFF Unpredictable POSH { <reg <lr="" list,="">} POF {<reg <pc="" list,="">} Unpredictable Unpredictable EMPT #  Unpredictable EMPT #  Unpredictable EMPT #  Unpredictable</reg></reg>	1 1 1 1 1	0 0 0 0	1 1 1 1 1	0 1 1 1 1 1	0 0 0 1 0	0 1 1 x 0	Rd 0 0 0 0 1 1 x 1	1 LR PC x	×	x	X X X Register Register X X X	e Offset  x x x x  List  List  x x x x  x x x x			
ADD Rd, PC, #OFF ADD Rd, SP, #OFF SUB SP, SP, #OFF Unpredictable PDSW {creg list>, <lr>} POP {creg list&gt;, <pc>} Unpredictable Unpredictable Unpredictable SEMPT # Unpredictable STMIA Rn!, {creg list&gt;}</pc></lr>	1 1 1 1 1 1	0 0 0 0 0 0	1 1 1 1 1 1	0 1 1 1 1 1 1	1 0 0 1 0 1 1	0 1 1 x 0	0 0 0 1 x 1 1	1 LR PC x	×	x	x x x Register Register x x x x x x x x x x x x x x x	e Offset  x x x x  List  List  x x x x  x x x  x x x  x x x			
ADD Rd, PC, #OFF ADD Rd, SP, #OFF SUB SP, SP, #OFF Unpredictable PUSH { <reg list="">, <lr>) POF {<reg list="">, <rc>} Unpredictable Unpredictable Unpredictable BKPT # Unpredictable STMIA Rn!, {<reg list="">} LDMIA Rn!, {<reg list="">}</reg></reg></rc></reg></lr></reg>	1 1 1 1 1 1	0 0 0 0 0 0	1 1 1 1 1 1	0 1 1 1 1 1 1 1 0	1 0 0 1 0 1 1	0 1 1 x 0 1	0 0 0 1 x 1 1 Rn Rn	1 LR PC x x 0	×	x	x x x  Register  x x x x  Register  x x x x  x x x  x x x  Register	e Offset  x x x x  List  List  x x x x  x x x  x x x  x x x  List			
ADD Rd, PC, #OFF ADD Rd, SP, #OFF SUB SP, SP, #OFF Unpredictable PDSW {creg list>, <lr>} POP {creg list&gt;, <pc>} Unpredictable Unpredictable Unpredictable SEMPT # Unpredictable STMIA Rn!, {creg list&gt;}</pc></lr>	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 0 0 0 0 0 0 1 1 1	1 1 1 1 1 1 1 0 0	0 1 1 1 1 1 1 1 0 0	1 0 0 1 0 1 1	0 1 1 x 0 1	0 0 0 1 x 1 1 Rn Rn 10 1	1 LR PC x x 0	x x x	x x	SP Relativ  x x x x  Register  x x x x x  x x x x  x x x x  Register  x Register  Register  Register	e Offset  x x x x  List  List  x x x x  x x x x  x x x x  List  List  List			
ADD Rd, PC, #OFF ADD Rd, SP, #OFF SUB SP, SP, #OFF Unpredictable POFF (*reg list>, <lr>) POF (*reg list&gt;, <pc>) Unpredictable Unpredictable Unpredictable SEMTA RHI, (<reg list="">) B(*cond3) &lt; Target Addr&gt;</reg></pc></lr>	1 1 1 1 1 1 1 1 1	0 0 0 0 0 0 0	1 1 1 1 1 1 1 0	0 1 1 1 1 1 1 0 0	1 0 0 1 0 1 1 1	0 1 1 x 0 1	0 0 0 1 x 1 1 Rn Rn	1 LR PC x x 0	x x x	x x	SP Relativ  x x x x  Register  x x x x x  x x x x  x x x x  Register  x Register  Register  Register	e Offset  x x x x  List  List  x x x x  x x x  x x x  x x x  List			
ADD Rd, PC, #OFF ADD Rd, SP, #OFF SUB SP, SP, #OFF Unpredictable PUSW ( <reg list="">, <pc>) Unpredictable Unpredictable BKPT # Unpredictable SWTH RHI, (<reg list="">) LDMIA RHI, (<reg list="">) LDMIA RHI, (<reg list="">) Unwed Opcode</reg></reg></reg></pc></reg>	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 0 0 0 0 0 0 0 1 1 1 1	1 1 1 1 1 1 1 0 0 0 0	0 1 1 1 1 1 1 0 0 1 1	1 0 0 1 0 1 1 1 0	0 1 1 x 0 1	0 0 0 1 x 1 1 Rn Rn 10 1	1 LR PC x x 0 1	x x x	x x x x	X	e Offset  x x x x  List  List  x x x x  x x x x  x x x x  x x x x  x x x x			
ADD Rd, PC, #OFF ADD Rd, SP, #OFF SUB SP, SP, #OFF Unpredictable POPS { creg lists, <lr>} POP { creg lists, <pc>} Unpredictable Unpredictable Unpredictable STRIE REFT # STRIE RRI, (<reg #<="" <target="" addro="" b(<conds)="" list)="" opcode="" smi="" td="" unused=""><td>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</td><td>0 0 0 0 0 0 0 1 1 1</td><td>1 1 1 1 1 1 1 0 0</td><td>0 1 1 1 1 1 1 0 0 1 1 1</td><td>1 0 0 1 0 1 1 1 0 1</td><td>0 1 1 x 0 1</td><td>0 0 0 1 x 1 1 Rn Rn 10 1</td><td>1 LR PC x x 0 1</td><td>x x x</td><td>x x x x</td><td>  X</td><td>e Offset  x x x x  List  List  x x x x  x x x x  x x x x  x x x x  x x x x</td></reg></pc></lr>	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 0 0 0 0 0 0 1 1 1	1 1 1 1 1 1 1 0 0	0 1 1 1 1 1 1 0 0 1 1 1	1 0 0 1 0 1 1 1 0 1	0 1 1 x 0 1	0 0 0 1 x 1 1 Rn Rn 10 1	1 LR PC x x 0 1	x x x	x x x x	X	e Offset  x x x x  List  List  x x x x  x x x x  x x x x  x x x x  x x x x			
ADD Rd, PC, #OFF ADD Rd, SP, #OFF SUB SP, SP, #OFF Unpredictable PDSW {creg list>, <lr>} POF {creg list&gt;, <pc>} Unpredictable BEFT #  Unpredictable STMIA Rn!, {creg list&gt;} LDMIA Rn!, {creg list&gt;} LDMIA Rn!, {creg list&gt;} STMIA Rn!, {creg list&gt;} STMIA Rn!, {creg list&gt;} LDMIA Rn!, {creg list&gt;} STMIA Rn!, {creg list&gt;} B (conds) - Grayet Addr&gt; Unused Opcode SNN! #  B <target addr=""></target></pc></lr>	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 0 0 0 0 0 0 0 1 1 1 1	1 1 1 1 1 1 1 0 0 0 0	0 1 1 1 1 1 1 0 0 1 1	1 0 0 1 0 1 1 1 0	0 1 1 x 0 1	0 0 0 1 x 1 1 Rn Rn 10 1	LR PC x x 0 1	x x x	x x x x x	X	e Offset  x x x x  List  List  x x x x  x x x x  x x x x  x x x x  x x x x  x x x x  x x x x  x x x x			



rev	Mnemonic	Definition	Alternate Description					
	ADC	Add with Carry	ADD numbers and Carry bit					
	ADD	Add	ADD numbers					
	AND	Logical AND	AND together numbers					
	ASR	Arithmetic Shift Right	Signed Right Shift (>>)					
	В	Branch	Jump to an address					
	BIC	Bit Clear	AND's the compliment of a number					
ν5	BKPT	Breakpoint	Software Breakpoint					
	BL	Branch with Link	Jump to an address, and set LR to return address					
v5	BLX	Branch with Link and Exchange	Jump to an address, set LR to return address, switch operating modes					
	BX	Branch and Exchange	Jump to an address, and switch operating modes					
	CMN	Compare Negative	Compare numbers by addition					
	CMP	Compare	Compare numbers by subtraction					
	EOR	Logical Exclusive OR (XOR)	Exclusive OR together numbers					
	LDMIA	Load Multiple, Increment After						
	LDR	Load Register (word)	Load an unsigned 32bit number into a register					
	LDRB	Load Register (byte)	Load an unsigned 8bit number into a register					
	LDRH	Load Register (halfword)	Load an unsigned 16bit number into a register					
	LDRSB	Load Register (byte)	Load a signed 8bit number into a register					
	LDRSH	Load Register (halfword)	Load a signed 16bit number into a register					
	LSL	Logical Shift Left	Unsigned Left Shift (<<)					
	LSR	Logical Shift Right	Unsigned Right Shift (>>)					
	MOV	Move	Move a number					
	MUL	Multiply	Multiply numbers					
	MVN	Move Not	Compliment a number					
	NEG	Negate	Negate a number					
	ORR	Logical OR	OR together numbers					
	POP	Pop multiple registers	Takes numbers off the stack					
	PUSH	Push multiple registers	Puts numbers on to the stack					
	ROR	Rotate Right Register	Shifts right (>>), and numbers shifted off are appended to top					
	SBC	Subtract with Carry	Subtract numbers and ADD Carry bit					
	STMIA	Store Multiple, Increment After						
	STR	Store Register (word)	Store a 32bit number into an address					
	STRB	Store Register (byte)	Store an 8bit number into an address					
	STRH	Store Register (halfword)	Store a 16bit number into an address					
	SUB	Subtract	Subtract numbers					
	SWI	Software Interrupt	Execute code/"bios" calls					
	TST	Test	Checks if one of more bits are set					
	Unused	Unused Opcode	Future revisions of the Architecture will not use this space					

Opcode	Work	Notes	Ζ	С	Ν	٧
ADC Rd, Rm	Rd = Rd + Rm + C	-	Х	х	Х	Х
ADD Rd, #	Rd = Rd + #		х	Х	х	х
ADD Rd, PC, #OFF	Rd = Rd + (PC + (#OFF << 2))	-				
ADD Rd, Rm	Rd = Rd + Rm	Rd or Rm must be a	П			
		*high register*	ш			
ADD Rd, Rn, #	Rd = Rn + #	-	х	Х	Х	Х
ADD Rd, Rn, Rm	Rd = Rm + Rn	-	Х	Х	Х	Х
ADD Rd, SP, #OFF	Rd = SP + (#OFF << 2)		ш			
AND Rd, Rm	Rd = Rd & Rm	-	Х	Х	Х	Х
ASR Rd, Rm, #	Rd = Rm >> #	signed	Х	Х	Х	
ASR Rd, Rs	Rd = Rm >> Rs	signed	Х	Х	Х	
B <target addr=""></target>	PC = PC + (#OFF << 1)	-	Ш			
B{ <cond>} <target addr=""></target></cond>	PC = PC + (#OFF << 1)	If <cond> is true</cond>				
BIC Rm, Rd	Rd = Rd & !(Rm)	-	х	Х	Х	
BKPT #	CALL Breakpoint with #	v5 only. v4 it does nothing				
BL <target addr=""></target>	See Branching Description	-	т			
BLX <target addr=""></target>	See Branching Description					
	LR = (PC + 2)   1; PC = Rm[311] << 1;	_				
BLX Rm	T=Rm[0]	,				
BX Rm	PC = Rm[311] << 1; T = Rm[0]	i	ப	_		_
CMN Rm, Rn	<flags> = Rm + Rn</flags>	i	х	Х	Х	Х
CMP Rm, Rn	<flags> = Rm - Rn</flags>	-	х	Х	Х	Х
CMP Rm, Rn	<flags> = Rm - Rn</flags>	Rm or Rn must be a	х	х	х	х
	•	*high register*				
CMP Rn, #	<flags> = Rm - #</flags>	-	Х	Х	Х	Х
EOR Rd, Rm	Rd = Rd ^ Rm	-	Х	х	х	х
LDMIA Rn!, { <reg list="">}</reg>	for each in <reg list=""> = [Rn+=4]</reg>	- Ward	Н		_	
LDR Rd, [PC, #OFF]	Rd = [PC + (#OFF << 2)]	Word	Н			
LDR Rd, [Rn, #OFF]	Rd = [Rn + (#OFF << 2)]	Word	Н			
	Rd = [Rn + Rm]	11414	$\vdash$			
LDR Rd, [SP, #OFF] LDRB Rd, [Rn, #OFF]	Rd = [SP + (#OFF << 2)]	Word Unsigned Byte	Н			
	Rd = [Rn + (#OFF << 2)]		Н			
LDRB Rd, [Rn, Rm]	Rd = [Rn + Rm]	Unsigned Byte Unsigned Halfw ord	$\vdash$			
LDRH Rd, [Rn, #OFF] LDRH Rd, [Rn, Rm]	Rd = [Rn + (#OFF << 2)]	Unsigned Halfword	Н			
LDRH RG, [Rn, Rm]	Rd = [Rn + Rm] Rd = [Rn + Rm]	Signed Byte	Н			
LDRSH Rd, [Rn, Rm]	Rd = [Rn + Rm]	Signed Halfw ord	Н			
LSL Rd, Rm, #	Rd = Rm << #	Unsigned/Signed	H		,	
LSL Rd, Rm, #	Rd = Rm << Rs	Unsigned/Signed	x	X	X	
LSR Rd, Rm, #	Rd = Rm >> #	Unsigned	X	X	X	
LSR Rd, Rs	Rd = Rm >> Rs	Unsigned	X	x	X	
MOV Rd, #	Rd = #	Unsigned	X	^	X	
		Rd or Rm must be a	Ĥ		^	
MOV Rd, Rm	Rd = Rm	*high register*	1			
MUL Rd, Rm	Rd = Rd * Rm		х	х	х	
MVN Rd, Rm	Rd = !(Rm)	-	х		Х	
NEG Rd, Rm	Rd = -(Rm)	-	х	Х	Х	Х
ORR Rd, Rm	Rd = Rd   Rm	-	х	Х	Х	
POP { <reg list="">, <pc>}</pc></reg>	get <reg list=""> and/or <pc> from stack</pc></reg>	-	П			
PUSH { <reg list="">, <lr>}</lr></reg>	put <reg list=""> and/or <lr> on stack</lr></reg>	-	П			
ROR Rd, Rs	Rd = Rd > > Rs	ı	Х	Х	Х	
SBC Rd, Rm	Rd = (Rd - Rm) + C	-	Х	Х	Х	Х
STMIA Rn!, { <reg list="">}</reg>	[Rn+=4] = for each in <reg list=""></reg>	-				
STR Rd, [Rn, #OFF]	[Rn + (#OFF << 2)] = Rd	w ord				
STR Rd, [Rn, Rm]	[Rn + Rm] = Rd	w ord				
STR Rd, [SP, #OFF]	[SP + (#OFF << 2)] = Rd	w ord				
STRB Rd, [Rn, #OFF]	[Rn + (#OFF << 2)] = Rd	byte	╚			
STRB Rd, [Rn, Rm]	[Rn + Rm] = Rd	byte	П			
STRH Rd, [Rn, #OFF]	[Rn + (#OFF << 2)] = Rd	halfw ord	口			
STRH Rd, [Rn, Rm]	[Rn + Rm] = Rd	halfw ord	டி	_		_
SUB Rd, #	Rd = Rd - #	-	х	Х	Х	Х
SUB Rd, Rn, #	Rd = Rn - #	-	х	Х	Х	Х
SUB Rd, Rn, Rm	Rd = Rn - Rm	-	х	Х	Х	Х
SUB SP, #OFF	SP = SP - (#OFF << 2)	-				
SWI #	Run "bios" function		┚	Ξ		Ξ
TST Rm, Rn	<flags> = Rn &amp; Rm</flags>		х		Х	
		Free for software	П			
Thursday On and		use. Minimal risk of	П			
Unused Opcode	none	future CPU revisions	П			
		turning this into an opcode.	ı			
	1	ороочо.	_		_	

Meaning	Mnemonic	Opcode			Opcode			е	Status Flags
Equal	EQ	0	0	0	0	z = 1			
Not Equal	NE	0	0	0	1	z = 0			
Carry Set	CS	0	0	1	0	c = 1			
Carry Clear	CC	0	0	1	1	c = 0			
Unsigned Higher or Same	HS	0	0	1	0	c = 1			
Unsigned Lower	LO	0	0	1	1	c = 0			
Minus/Negative	MI	0	1	0	0	n = 1			
Plus/Positive or Zero	PL	0	1	0	1	n = 0			
Overflow	vs	0	1	1	0	v = 1			
No Overflow	vc	0	1	1	1	v = 0			
Unsigned Higher	HI	1	0	0	0	c = 1; z = 0			
Unsigned Lower or Same	LS	1	0	0	1	c = 0; z = 1			
Signed Greater Than or Equal	GE	1	0	1	0	n = v			
Signed Less Than	LT	1	0	1	1	n != v			
Signed Greater Than	GT	1	1	0	0	z = 0; n = v			
Signed Less Than or Equal	LE	1	1 1 0 1		1	z = 1; n != v			
Always	AL	1	1	1	0	-			
Never	NE	1	1	1	1	-			

Opcode	15	14	13	12	11	10	9	8	7	6	5 4 3	2 1 0	
ADC Rd, Rm	0	1	0	0	0	0	0	1	0	1	Rm	Rd	
ADD Rd, #	0	0	1	1	0		Rd				#		
ADD Rd, PC, #OFF	1	0	1	0	0	Т	Rd			Р	PC Relative Offset		
ADD Rd, Rm	0	1	0	0	0	1	0	0	H1	H2	Rm	Rd	
ADD Rd, Rn, #	0	0	0	1	1	1	0		#	٦	Rn	Rd	
ADD Rd, Rn, Rm	0	0	0	1	1	0	0	Т	Rm		Rn Rd		
ADD Rd, SP, #OFF	1	0	1	0	1	г	Rd	_	SP Relative Offset				
AND Rd, Rm	0	1	0	0	0	0	0	0	0	0	Rm	Rd	
ASR Rd, Rm, #	0	0	0	1	0	Г	T	#	Т	П	Rm	Rd	
ASR Rd, Rs	0	1	0	0	0	0	0	1	0	0	Rs	Rd	
B <target addr=""></target>	1	1	1	0	0	Г	T	T		# (	Offset		
B{ <cond>} <target addr=""></target></cond>	1	1	0	1		СО	nd		П		# Offse	t	
BIC Rm, Rd	0	1	0	0	0		1	1	1	0	Rn	Rm	
BKPT #	1	0	1	1	1	1	1	0		Τ	#		
BL <target addr=""></target>	1	1	1	1	1			#	Off	et	(lower ha	lf)	
BL{X} <target addr=""> (+)</target>	1	1	1	1	0			#	Off	et	(upper ha	lf)	
BLX <target addr=""></target>	1	1	1	0	1			#	Off	et	(lower ha	lf)	
BLX Rm	0	1	0	0	0	1	1	1	1	H2	Rm	0 0 1	
BX Rm	0	1	0	0	0	1	1	1	0	H2	Rm	0 0	
CMN Rm, Rn	0	1	0	0	0	0	1	0	1	1	Rn	Rm	
CMP Rm, Rn	0	1	0	0	0	0	1	0	1	0	Rn	Rm	
CMP Rm, Rn	0	1	0	0	0	1	0	1	H1	H2	Rn	Rm	
CMP Rn, #	0	0	1	0	1	Г	Rn			_	#		
EOR Rd, Rm	0	1	0	0	0	0	0	0	0	1	Rm	Rd	
LDMIA Rn!, { <reg list="">}</reg>	1	1	0	0	1	Г	Rn				Register I	ist	
LDR Rd, [PC, #]	0	1	0	0	1		Rd			Р	C Relative (		
LDR Rd, [Rn, #OFF]	0	1	1	0	1		#(	Offs	et		Rn	Rd	
LDR Rd, [Rn, Rm]	0	1	0	1	1	0	0	Г	Rm		Rn	Rd	
LDR Rd, [SP, #OFF]	1	0	0	1	1	r	Rd	-		S	P Relative (	Offset	
LDRB Rd, [Rn, #OFF]	0	1	1	1	1	Н	# (	Offs	et		Rn	Rd	
LDRB Rd, [Rn, Rm]	0	1	0	1	1	1	0	Т	Rm		Rn	Rd	
LDRH Rd, [Rn, #OFF]	1	0	0	0	1		1	Offs		-	Rn	Rd	
IDDE nd [na na]	0	1	0	1	1	0	1	-	Rm	-	Rn	Rd	
LDRH Rd, [Rn, Rm] LDRSB Rd, [Rn, Rm]	0	1	0	1	0	1	1	Н	Rm	_	Rn	Rd	
, . , .	0	1	0	1	1	1	1	-	Rm	-	Rn	Rd	
LDRSH Rd, [Rn, Rm]	0	0	_	0	0	1 1 Rm			-	Rm	Rd		
LSL Rd, Rm, #	0		0	0		۰					Rs Rs	Rd	
LSL Rd, Rs	0	1	0		0	0	0 0		1	0			
LSR Rd, Rm, #	0	0	0	0	1			#			Rm	Rd	
LSR Rd, Rs	0	1	0	0	0	0	0	0	1	1	Rs	Rd	
MOV Rd, #	0	0	-	0	0		Ka	_					
MOV Rd, Rm	0	1	0	0	0	1	1	0		H2	Rm	Rd Rd	
MUL Rd, Rm	0	1	0	0	0	0	1	1	0	1	Rm	Rd Rd	
MVN Rd, Rm	0	1	0	0	0	0	1	1	1	1	Rm	Rd Rd	
NEG Rd, Rm	0	1	0	0	0	0	1	0	0	1	Rm	100	
ORR Rd, Rm	0	1	0	0	0	0	1	1	0	0	Rm	Rd	
POP { <reg list="">, <pc>}</pc></reg>	1	0	1	1	1	1	0	PC			Register I		
PUSH { <reg list="">, <lr>}</lr></reg>	1	0	1	1	0	1	0	LR			Register I		
ROR Rd, Rs	0	1	0	0	0	0	0	1	1	1	Rs	Rd	
SBC Rd, Rm	0	1	0	0	0	0	0	1	1	0	Rm	Rd	
STMIA Rn!, { <reg list="">}</reg>	1	1	0	0	0	L	Rn				Register I		
STR Rd, [Rn, #OFF]	0	1	1	0	0	L		Offs			Rn	Rd	
STR Rd, [Rn, Rm]	_		0				0		Rm		Rn	Rd	
ma, [mas, RHI]	0	1		1	0	0		_					
STR Rd, [SP, #OFF]	1	0	0	1	0	0	Rd			S		Offset	
STR RG, [SP, #OFF]	1	1	0	1	0		Rd # 0	Offs		S	Rn	Offset Rd	
STR Rd, [SP, #OFF] STRB Rd, [Rn, #OFF] STRB Rd, [Rn, Rm]	1 0	1	0	1 1	0	1	# 0 0		Rm	S	Rn Rn	Offset Rd Rd	
STR RG, [SP, #OFF]  STRB RG, [Rn, #OFF]  STRB RG, [Rn, Rm]  STRH RG, [Rn, #OFF]	1 0 0	1 1 0	0 1 0	1 1 0	0 0	1	#0 0	Offs	Rm	S	Rn Rn Rn	Offset Rd Rd Rd	
STRB Rd, [RN, #OFF]  STRB Rd, [RN, Rm]  STRH Rd, [RN, #0FF]  STRH Rd, [RN, Rm]	1 0	1	0	1 1 0 1	0 0 0		#0 0		Rm	S	Rn Rn	Offset Rd Rd	
STR RG, [SP, #OPF]  STRB Rd, [Rn, #OFF]  STRB Rd, [Rn, #OFF]  STRH Rd, [Rn, #OFF]  STRH Rd, [Rn, Rm]	1 0 0 1 0	1 0 1 0	0 0 0 0 1	1 1 0 1 1	0 0 0 0 1	1	# 0 0 # 0 1 Rd		Rm et Rm	S	Rn Rn Rn Rn	Offset Rd Rd Rd Rd Rd	
STR Rd, [SP, #00F]  STRB Rd, [Rn, #0FF]  STRB Rd, [Rn, Rm]  STRH Rd, [Rn, #0FF]  STRH Rd, [Rn, Rm]  SUB Rd, #  SUB Rd, Rn, #	1 0 0 1 0 0	1 0 1 0	0 0 0 0 1 0	1 1 0 1 1	0 0 0 0 1	1 0	# 0 0 # 0 1 Rd		Rm et Rm	S	Rn Rn Rn Rn Rn	Offset Rd Rd Rd Rd Rd Rd Rd	
STER Rd, [SP, #00F]  STEB Rd, [Rn, #0FF]  STEB Rd, [Rn, Rm]  STEH Rd, [Rn, Rm]  STEH Rd, [Rn, Rm]  STEH Rd, [Rn, Rm]  SUB Rd, Rn, #  SUB Rd, Rn, #	1 0 0 1 0 0	1 1 0 1 0 0	0 0 0 0 0 0	1 1 0 1 1 1 1	0 0 0 0 1 1 1	1 0	#0 0 #0 1 Rd 1	Offs	Rm et Rm #		Rn Rn Rn Rn Rn Rn	Offset Rd Rd Rd Rd Rd Rd Rd Rd	
STE RA, [SP, HOFF] STRB Rd, [Rn, POFF] STRH Rd, [Rn, Rm] STRH Rd, [Rn, Rm] SUB Rd, # SUB Rd, Rn, Rm SUB Rd, Rn, Rm SUB Rd, Rn, Rm	1 0 0 1 0 0	1 0 1 0	0 0 0 0 1 0	1 1 1 1 1 1	0 0 0 0 1 1 1 0	1 0 0	Rd #(0 0 1 1 Rd 1 1 0 0	Offs	Rm et Rm		Rn Rn Rn Rn Rn Rn Rn Rn	Offset Rd Rd Rd Rd Rd Rd Rd Rd	
STE KA, (SF, NOFF) STEB RA, (Rn, NOFF) STEB RA, (Rn, Rm) STEH RA, (Rn, Rm) STEH RA, (Rn, Rm) SUB RA, R, S SUB RA, Rn, S SUB RA, Rn, Rm SUB RA, Rn, Rm	1 0 0 1 0 0 0 0	1 1 0 1 0 0 0	0 0 0 0 0 0 1 0 0	1 1 1 1 1 1 1	0 0 0 0 1 1 0 1	1 0 0	Rd # 0 0 # 0 1 1 0 1 1	Offs 0	Rm et Rm # Rm		Rn SP Relative	Offset Rd	
STR KA, [SP, HUPF] STRB RA, [Rn, #0FF] STRB RA, [Rn, Rm] STRH RA, [Rn, #0FF] STRH RA, [Rn, Em] SUB RA, # SUB RA, # SUB RA, Rn, # SUB RA, Rn, Rm SUB SUB RA, Rn, Rm SUB SUB RA, Rn, Rm SUB SUB RA, Rn, Rm	1 0 0 1 0 0 0 0 1 1	1 1 0 1 0 0	0 0 0 0 1 0 0 0	1 1 0 1 1 1 1 0 0	0 0 0 0 1 1 1 0	1 0 0 1 0 0	Rd # 0 1 1 0 1 1	0	Rm et Rm # Rm 1	0	Rn R	Offset Rd	
STR Rd, [SP, BOPF] STRB Rd, [Rn, BOPF] STRB Rd, [Rn, Rm] STRH Rd, [Rn, BOPF] STRH Rd, [Rn, BOPF] STUB Rd, Rn, # STUB Rd, Rn, # STUB Rd, Rn, Rm STUB Rd, Rn, Rm STUB Rd, Rn, Rm STUB SP, SP, BOPF SMI # TST Rm, Rn Unpredictable	1 0 0 1 0 0 0 0 1 1 1 0	1 1 0 1 0 0 0 1 1 1	0 0 0 0 1 0 0 0	1 1 1 1 1 1 0 0 0	0 0 0 0 1 1 1 0	1 0 0 1 1 0 1	Rd #(0 0 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0	Rm et Rm # Rm 1	0	Rn R	Property of the control of the contr	
STR Kd, (SP, NOFF) STRB Rd, (Rn, NOFF) STRB Rd, (Rn, Rm] STRH Rd, (Rn, Rm] STRH Rd, (Rn, Rm] SUB Rd, Rn, Rm SUB Rd, Rn, Rm SUB Rd, Rn, Rm SUB Rd, Rn, Rm Unpredictable Unpredictable	1 0 0 1 0 0 0 0 1 1	1 1 0 1 0 0 0 0	0 1 0 0 0 1 0 0	1 1 0 1 1 1 1 1 0 0	0 0 0 0 1 1 1 0 0	1 0 0 1 1 1	Rd # (0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 1 0 0	Rm # Rm 1 0 0	0 0 0	Rn R	Property of the control of the contr	
STR Rd, [SP, BOPF] STRB Rd, [Rn, BOPF] STRB Rd, [Rn, Rm] STRH Rd, [Rn, BOPF] STRH Rd, [Rn, BOPF] STUB Rd, Rn, # STUB Rd, Rn, # STUB Rd, Rn, Rm STUB Rd, Rn, Rm STUB Rd, Rn, Rm STUB SP, SP, BOPF SMI # TST Rm, Rn Unpredictable	1 0 0 1 0 0 0 0 1 1 1 0 0	1 1 0 1 0 0 0 1 1 1	0 0 0 0 0 1 0 0 0 0 0	1 1 1 1 1 1 1 1 0 0 0	0 0 0 0 1 1 1 0 0 0	1 0 0 1 1 1 1	Rd # 0 0 1 1 0 0 1 1	0 1 0 0	Rm # Rm 1 0 0	0 0 0	Rn R	Offset Rd	
STR KA, [SP, NOFF] STRB RA, [Rn, NOFF] STRB RA, [Rn, Rm] STRH RA, [Rn, Rm] STRH RA, [Rn, Rm] SUB RA, Rn, Rm SUB RA, Rn, Rm SUB RA, Rn, Rm UB RA, Rn, Rm UB RA, Rn, Rm UD RA, Rn, Rm Unpredictable Unpredictable	1 0 0 1 0 0 0 0 1 1 1 0	1 1 0 1 0 0 0 0	0 1 0 0 0 1 0 0	1 1 0 1 1 1 1 1 0 0	0 0 0 0 1 1 1 0 0	1 0 0 1 1 1	Rd # (0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 1 0 0	Rm # Rm 1 0 0	0 0 0	Rn R	Offset Rd	
STR Kd, [SP, BOPF] STRB Rd, [Rn, 80FF] STRB Rd, [Rn, Rm] STRH Rd, [Rn, Rm] STRH Rd, [Rn, 80FF] STRH Rd, [Rn, 80FF] STRH Rd, [Rn, Rm] SUB Rd, Rn, 8 SUB Rd, Rn, 8 SUB Rd, Rn, 8 SUB SP, SP, 80FF SMI # TST Rm, Rn Unpredictable Unpredictable Unpredictable	1 0 0 1 0 0 0 0 1 1 1 0 0	1 1 0 0 0 0 0 1 1 1 1	0 0 0 0 0 1 0 0 0 0 0	1 1 1 1 1 1 1 1 0 0 0	0 0 0 0 1 1 1 0 0 0	1 0 0 1 1 1 1	Rd # 0 0 1 1 0 0 1 1	0 1 0 0	Rm # Rm 1 0 0	0 0 0	Rn R	Property of the control of the contr	
STR KA, [SP, HOPF] STRB RA, [Rn, 80FF] STRB RA, [Rn, Rm] STRH RA, [Rn, Rm] STRH RA, [Rn, Rm] STB RA, R, # STB RA, Rn, # STB RA, Rn, # STB RA, Rn, # STB RA, Rn, Em STB RA, Rn, Em STB RA, Rn, Em Unpredictable Unpredictable Unpredictable Unpredictable Unpredictable Unpredictable	1 0 0 1 0 0 0 0 1 1 0 0 0 0	1 1 0 0 0 0 0 1 1 1 1 1	0 1 0 0 0 1 0 0 0 0 0 0	1 1 1 1 1 1 1 1 0 0 0 0	0 0 0 0 1 1 1 0 0 0 0	1 0 0 1 1 1 1 1 1	Rd # (0 0 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1	0 1 0 1 0	Rm # Rm 1 0 0 0 0	0 0 0 0	Rh   Rh   Rh   Rh   Rh   Rh   Rh   Rh	Rd   Rd   Rd   Rd   Rd   Rd   Rd   Rd	
STR KA, [SP, NOFF] STRB RA, [Rn, NOFF] STRB RA, [Rn, Rm] STRH RA, [Rn, Rm] STRH RA, [Rn, Rm] STB RA, Rn, RM STB RA, Rn, RM STB RA, Rn, RM STB RA, Rn, RM UND RA, RN, RM Unpredictable Unpredictable Unpredictable Unpredictable Unpredictable Unpredictable Unpredictable Unpredictable Unpredictable	1 0 0 1 0 0 0 0 1 1 0 0 0 0 0	1 1 0 0 0 0 0 1 1 1 1 1	0 1 0 0 0 1 0 0 0 0 0 0	1 1 1 1 1 1 1 1 0 0 0 0	0 0 0 0 1 1 1 0 0 0 0 0	1 0 0 1 1 1 1 1 0 0	Rd #(0 0 1 1 0 0 1 1 0 0 0 1 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 1 0 0 1 1	Rm # Rm 1 0 0 0 0 0 x x	0 0 0 0 x	FR	Rd   Rd   Rd   Rd   Rd   Rd   Rd   Rd	
STR Rd, [RM, 80FF] STRB Rd, [RM, 80FF] STRB Rd, [RM, RM] STRH Rd, [RM, 80FF] STRH Rd, [RM, 80FF] STRH Rd, RM, 8 SUB Rd, RM, RM UND SP, SP, 80FF SWI 8 TST RM, RM Unpredictable Unpredictable Unpredictable Unpredictable Unpredictable Unpredictable Unpredictable Unpredictable	1 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0	1 1 0 0 0 0 0 1 1 1 1 1 1	0 1 0 0 0 1 0 0 0 0 0 0 0	1 1 1 1 1 1 1 1 1 0 0 0 0	0 0 0 0 1 1 1 0 0 0 0 0	1 0 0 1 1 1 1 1 0 x	Rd # 0	0 1 0 1 0 1 1 x	Rm # Rm 1 0 0 0 0 x x	0 0 0 0 x x	Rn   Rn   Rn   Rn   Rn   Rn   Rn   Rn	Offset Rd	

The ASCII Table

The ASCII Table											
Dec	Hex	Char	Dec	Hex	Char	Dec	Hex	Char	Dec	Hex	Char
00	00	NUL	32	20	SP	64	40	0	96	60	(
01	01	SOH	33	21	!	65	41	A	97	61	a
02	02	STX	34	22	"	66	42	В	98	62	b
03	03	ETX	35	23	#	67	43	С	99	63	С
04	04	EOT	36	24	\$	68	44	D	100	64	d
05	05	ENQ	37	25	%	69	45	E	101	65	е
06	06	ACK	38	26	&	70	46	F	102	66	f
07	07	BEL	39	27	,	71	47	G	103	67	g
08	08	BS	40	28	(	72	48	Н	104	68	h
09	09	HT	41	29	)	73	49	I	105	69	i
10	0A	LF	42	2A	*	74	4A	J	106	6A	j
11	0B	VT	43	2B	+	75	4B	K	107	6B	k
12	0C	FF	44	2C	,	76	4C	L	108	6C	1
13	0D	CR	45	2D	-	77	4D	M	109	6D	m
14	0E	SO	46	2E		78	4E	N	110	6E	n
15	0F	SI	47	2F	/	79	4F	0	111	6F	0
16	10	DLE	48	30	0	80	50	P	112	70	p
17	11	DC1	49	31	1	81	51	Q	113	71	q
18	12	DC2	50	32	2	82	52	R	114	72	r
19	13	DC3	51	33	3	83	53	S	115	73	s
20	14	DC4	52	34	4	84	54	T	116	74	t
21	15	NAK	53	35	5	85	55	U	117	75	u
22	16	SYN	54	36	6	86	56	V	118	76	v
23	17	ETB	55	37	7	87	57	W	119	77	W
24	18	CAN	56	38	8	88	58	X	120	78	х
25	19	EM	57	39	9	89	59	Y	121	79	У
26	1A	SUB	58	3A	:	90	5A	Z	122	7A	z
27	1B	ESC	59	3B	;	91	5B	[	123	7B	{
28	1C	FS	60	3C	<	92	5C	\	124	7C	
29	1D	GS	61	3D	=	93	5D	]	125	7D	}
30	1E	RS	62	3E	>	94	5E	^	126	7E	~
31	1F	US	63	3F	?	95	5F	_	127	7F	DEL

### 3.5.1 ADD, ADC, SUB, SBC, and RSB

Add, Add with carry, Subtract, Subtract with carry, and Reverse Subtract.

#### **Syntax**

op{S}{cond} {Rd,} Rn, Operand2 op{cond} {Rd,} Rn, #imm12 ; ADD and SUB only where: ор Is one of: ADD Add. ADC Add with Carry. Subtract. SUB SBC Subtract with Carry. Reverse Subtract. RSB S Is an optional suffix. If S is specified, the condition code flags are updated on the result of the operation, see *Conditional execution* on page 3-18. Is an optional condition code, see Conditional execution on page 3-18. cond Rd Specifies the destination register. If Rd is omitted, the destination register is Rn. Specifies the register holding the first operand. Rn Operand2 Is a flexible second operand. See Flexible second operand on page 3-12 for details of the options. imm12 Is any value in the range 0-4095.

#### Operation

The ADD instruction adds the value of *Operand2* or *imm12* to the value in *Rn*.

The ADC instruction adds the values in Rn and Operand2, together with the carry flag.


The SUB instruction subtracts the value of Operand2 or imm12 from the value in Rn.

The SBC instruction subtracts the value of *Operand2* from the value in *Rn*. If the carry flag is clear, the result is reduced by one.

The RSB instruction subtracts the value in Rn from the value of Operand2. This is useful because of the wide range of options for Operand2.

Use ADC and SBC to synthesize multiword arithmetic, see *Multiword arithmetic examples* on page 3-42.

See also *ADR* on page 3-23.




#### 3.3.1 Operands

An instruction operand can be an ARM register, a constant, or another instruction-specific parameter. Instructions act on the operands and often store the result in a destination register. When there is a destination register in the instruction, it is usually specified before the operands.

Operands in some instructions are flexible in that they can either be a register or a constant. See *Flexible second operand*.

#### 3.3.2 Restrictions when using PC or SP

Many instructions have restrictions on whether you can use the *Program Counter* (PC) or *Stack Pointer* (SP) for the operands or destination register. See instruction descriptions for more information.



Bit[0] of any address you write to the PC with a BX, BLX, LDM, LDR, or POP instruction must be 1 for correct execution, because this bit indicates the required instruction set, and the Cortex-M4 processor only supports Thumb instructions.

## 3.3.3 Flexible second operand

Many general data processing instructions have a flexible second operand. This is shown as *Operand2* in the descriptions of the syntax of each instruction.

Operand2 can be a:

- Constant
- Register with optional shift on page 3-13

#### Constant

You specify an Operand2 constant in the form:

#constant

where constant can be:

- any constant that can be produced by shifting an 8-bit value left by any number of bits within a 32-bit word
- any constant of the form 0x00XY00XY
- any constant of the form 0xXY00XY00
- any constant of the form 0xXYXYXYXY.

In the constants shown above, X and Y are hexadecimal digits.

In addition, in a small number of instructions, *constant* can take a wider range of values. These are described in the individual instruction descriptions.

When an Operand2 constant is used with the instructions MOVS, MVNS, ANDS, ORRS, ORNS, EORS, BICS, TEQ or TST, the carry flag is updated to bit[31] of the constant, if the constant is greater than 255 and can be produced by shifting an 8-bit value. These instructions do not affect the carry flag if Operand2 is any other constant.

#### Instruction substitution

Your assembler might be able to produce an equivalent instruction in cases where you specify a constant that is not permitted. For example, an assembler might assemble the instruction CMP Rd, #0xFFFFFFE as the equivalent instruction CMN Rd, #0x2.

#### Register with optional shift

You specify an Operand2 register in the form:

Rm {, shift}

where:

Rm The register holding the data for the second operand.

shift An optional shift to be applied to Rm. It can be one of:

ASR #*n* Arithmetic shift right *n* bits,  $1 \le n \le 32$ . LSL #*n* Logical shift left *n* bits,  $1 \le n \le 31$ .

LSR #*n* Logical shift right *n* bits,  $1 \le n \le 32$ .

ROR #*n* Rotate right *n* bits,  $1 \le n \le 31$ . RRX Rotate right one bit, with extend.

- If omitted, no shift occurs, equivalent to LSL #0.

If you omit the shift, or specify LSL #0, the instruction uses the value in Rm.

If you specify a shift, the shift is applied to the value in *Rm*, and the resulting 32-bit value is used by the instruction. However, the contents in the register *Rm* remains unchanged. Specifying a register with shift also updates the carry flag when used with certain instructions. For information on the shift operations and how they affect the carry flag, see *Shift Operations*.

## 3.3.4 Shift Operations

Register shift operations move the bits in a register left or right by a specified number of bits, the *shift length*. Register shift can be performed:

- directly by the instructions ASR, LSR, LSL, ROR, and RRX, and the result is written to a destination register
- during the calculation of Operand2 by the instructions that specify the second operand as a
  register with shift, see Flexible second operand on page 3-12. The result is used by the
  instruction.

The permitted shift lengths depend on the shift type and the instruction, see the individual instruction description or *Flexible second operand* on page 3-12. If the shift length is 0, no shift occurs. Register shift operations update the carry flag except when the specified shift length is 0. The following sub-sections describe the various shift operations and how they affect the carry flag. In these descriptions, Rm is the register containing the value to be shifted, and n is the shift length.

#### **ASR**

Arithmetic shift right by *n* bits moves the left-hand 32-*n* bits of the register *Rm*, to the right by *n* places, into the right-hand 32-*n* bits of the result. And it copies the original bit[31] of the register into the left-hand *n* bits of the result. See Figure 3-1 on page 3-14.