Petruți Adriana
Grupa 2123, sg 2
PROIECT CID

Proiect CID



Petruți Adriana
Grupa 2123, sg 2
PROIECT CID



Petruți Adriana
Grupa 2123, sg 2
PROIECT CID

- Simularea:





- Sursă counter:

counter.vhd | mux.vhd | automat_secv.vhd | simulare_AdrianaPetruti.vhd | Untitled 1

C:/Users/Adriana Petruti/Desktop/PROIECT CID/proiect_CID/proiect_CID.srcs/sources_1/new/counter.vhd

```
1   library IEEE;
2   use IEEE.STD_LOGIC_1164.ALL;
3   use ieee.std_logic_arith.all;
4   use ieee.std_logic_unsigned.all;
5
6   entity counter is
7       Port ( d : in STD_LOGIC_VECTOR (3 downto 0);
8              clk : in STD_LOGIC;
9              en : in STD_LOGIC;
10             ld : in STD_LOGIC;
11             rst : in STD_LOGIC;
12             cy : out STD_LOGIC;
13             q : out STD_LOGIC_VECTOR (3 downto 0));
14  end counter;
15
16  architecture Behavioral of counter is
17
18  signal qint:std_logic_vector(3 downto 0):="0000";
19
20  begin
21
22  process(clk,rst)
23  begin
24  if rst = '1' then qint <= "0001";
```

counter.vhd | mux.vhd | automat_secv.vhd | simulare_AdrianaPetruti.vhd | Untitled 1

C:/Users/Adriana Petruti/Desktop/PROIECT CID/proiect_CID/proiect_CID.srcs/sources_1/new/counter.vhd

```
14  end counter;
15
16  architecture Behavioral of counter is
17
18  signal qint:std_logic_vector(3 downto 0):="0000";
19
20  begin
21
22  process(clk,rst)
23  begin
24  if rst = '1' then qint <= "0001";
25  elsif rising_edge(clk) then
26        if (rising_edge(clk) and ld = '1') then qint <= d;
27        elsif en = '1' then qint <= qint + 1;
28              else qint <= qint;
29        end if;
30  end if;
31  end process;
32
33  q <= qint;
34  cy <= '1' when (qint = "0111" and en = '0') else '0';
35
36  end Behavioral;
37
```

- Sursă mux:

counter.vhd | mux.vhd | automat_secv.vhd | simulare_AdrianaPetruti.vhd | Untitled 1

C:/Users/Adriana Petruti/Desktop/PROIECT CID/proiect_CID/proiect_CID.srcs/sources_1/new/mux.vhd

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity mux is
5      Port ( i0 : in STD_LOGIC;
6             i1 : in STD_LOGIC;
7             a : in STD_LOGIC;
8             y : out STD_LOGIC);
9  end mux;
10
11 architecture Behavioral of mux is
12
13 begin
14
15 y <= i1 when a = '1' else i0;
16
17 end Behavioral;
18
```

- Sursă automat_secv:

counter.vhd | mux.vhd | automat_secv.vhd | simulare_AdrianaPetruti.vhd | Untitled 1

C:/Users/Adriana Petruti/Desktop/PROIECT CID/proiect_CID/proiect_CID.srcs/sources_1/new/automat_secv.vhd

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity automat_secv is
5      Port ( clk : in STD_LOGIC;
6             rst : in STD_LOGIC;
7             q : out STD_LOGIC_VECTOR (3 downto 0));
8  end automat_secv;
9
10 architecture Behavioral of automat_secv is
11
12 component mux is
13     Port ( i0 : in STD_LOGIC;
14            i1 : in STD_LOGIC;
15            a : in STD_LOGIC;
16            y : out STD_LOGIC);
17 end component mux;
18
19 component counter is
20     Port ( d : in STD_LOGIC_VECTOR (3 downto 0);
21            clk : in STD_LOGIC;
22            en : in STD_LOGIC;
23            ld : in STD_LOGIC;
24            rst : in STD_LOGIC;
```

counter.vhd | mux.vhd | automat_secv.vhd | simulare_AdrianaPetruti.vhd | Untitled 1

C:/Users/Adriana Petruti/Desktop/PROIECT CID/proiect_CID/proiect_CID.srcs/sources_1/new/automat_secv.vhd

```
24          rst : in STD_LOGIC;
25          cy : out STD_LOGIC;
26          q : out STD_LOGIC_VECTOR (3 downto 0));
27  end component counter;
28
29  signal net0, net1, net2, net3, net4, netA, netB, netC, netLD:std_logic;
30  signal qint:std_logic_vector(3 downto 0);
31
32  begin
33  q <= qint;
34
35  net0 <= not qint(0);
36
37  M0: mux port map( i0 => '1',
38                    i1 => qint(0),
39                    a => qint(1),
40                    y => net1);
41
42  M1: mux port map( i0 => net1,
43                    i1 => net0,
44                    a => qint(2),
45                    y => netC);
46
47  M2: mux port map( i0 => net0,
```

counter.vhd | mux.vhd | automat_secv.vhd | simulare_AdrianaPetruti.vhd | Untitled 1

C:/Users/Adriana Petruti/Desktop/PROIECT CID/proiect_CID/proiect_CID.srcs/sources_1/new/automat_secv.vhd

```
47  M2: mux port map( i0 => net0,
48                    i1 => '0',
49                    a => qint(1),
50                    y => net2);
51
52  M3: mux port map( i0 => net2,
53                    i1 => '1',
54                    a => qint(2),
55                    y => netB);
56
57  M4: mux port map( i0 => net0,
58                    i1 => '1',
59                    a => qint(1),
60                    y => net3);
61
62  M5: mux port map( i0 => net3,
63                    i1 => qint(1),
64                    a => qint(2),
65                    y => netA);
66
67  M6: mux port map( i0 => '1',
68                    i1 => qint(0),
69                    a => qint(1),
70                    y => net4);
```

counter.vhd | mux.vhd | automat_secv.vhd | simulare_AdrianaPetruti.vhd | Untitled 1

C:/Users/Adriana Petruti/Desktop/PROIECT CID/proiect_CID/proiect_CID.srcs/sources_1/new/automat_secv.vhd

```
                    y => net4);

M7: mux port map( i0 => '1',
                  i1 => net4,
                  a => qint(2),
                  y => netLD);

CNT: counter port map( clk => clk,
                       rst => rst,
                       en => '1',
                       ld => netLD,
                       d(3) => '0',
                       d(2) => netC,
                       d(1) => netB,
                       d(0) => netA,
                       q(3) => qint(3),
                       q(2) => qint(2),
                       q(1) => qint(1),
                       q(0) => qint(0));

q <= qint;

end Behavioral;
```

- Testbench:

counter.vhd | mux.vhd | automat_secv.vhd | simulare_AdrianaPetruti.vhd | Untitled 1

C:/Users/Adriana Petruti/Desktop/PROIECT CID/proiect_CID/proiect_CID.srcs/sim_1/new/simulare_AdrianaPetruti.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity simulare_AdrianaPetruti is
--  Port ( );
end simulare_AdrianaPetruti;

architecture Behavioral of simulare_AdrianaPetruti is

component automat_secv is
    Port ( clk : in STD_LOGIC;
           rst : in STD_LOGIC;
           q : out STD_LOGIC_VECTOR (3 downto 0));
end component automat_secv;

signal clk, rst:std_logic;
signal q:std_logic_vector(3 downto 0);

begin

UUT: automat_secv port map(clk,rst,q);

rst <= '1' after 0 ns, '0' after 2 ns, '1' after 200 ns, '0' after 250 ns;
```

```
22
23      rst <= '1' after 0 ns, '0' after 2 ns, '1' after 200 ns, '0' after 250 ns;
24
25      process
26      begin
27      clk <= '0'; wait for 5 ns;
28      clk <= '1'; wait for 5 ns;
29      end process;
30
31      end Behavioral;
32
```