


Proiect CID

Proiect CID

Automat: 9



Memorie: E

x	clk	ld	en	action
1	x	x	x	reset
0	1	1	x	load
0	1	0	1	count
otherwise				wait


Multiplexor: 1 = numai mux 2:1

Tabel de adrese

$Q_C Q_B Q_A$	ad	ld	PT	CBA
0 0 0	-	x	x	x x x
1 0 0	1	1	x	1 0 0
2 0 1	2	1	x	0 0 1
3 0 1	2	1	x	1 0 1
4 1 0	2	1	x	1 1 0
5 1 0	2	1	x	0 1 0
6 1 1	mk	0	1	x x x
7 1 1	2	1	x	0 1 1


→ pentru C:

$Q_C Q_B Q_A$	C
0 0 0	x
0 0 1	1
0 1 0	0
0 1 1	1
1 0 0	1
1 0 1	0
1 1 0	x
1 1 1	0



→ pentru B:

$Q_C Q_B Q_A$	B
0 0 0	x
0 0 1	0
0 1 0	0
0 1 1	0
1 0 0	1
1 0 1	1
1 1 0	x
1 1 1	1




→ pentru A:

Q_C	Q_B	Q_A	A
0	0	0	X
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	X
1	1	1	1

$$y_0 = \overline{Q_A}$$

$$y_1 = '1'$$

$$y_2 = Q_B$$




→ pentru Ld:

Q_C	Q_B	Q_A	Ld
0	0	0	X
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1

$$y_0 = '1'$$


$$y_1 = '1'$$

$$y_2 = Q_A$$





Soluția electrică


meto




- Simularea:



- Sursă counter:




```
1      library IEEE;
2      use IEEE.STD_LOGIC_1164.ALL;
3      use ieee.std_logic_arith.all;
4      use ieee.std_logic_unsigned.all;
5
6      entity counter is
7          Port ( d : in STD_LOGIC_VECTOR (3 downto 0);
8                clk : in STD_LOGIC;
9                en : in STD_LOGIC;
10               ld : in STD_LOGIC;
11               rst : in STD_LOGIC;
12               cy : out STD_LOGIC;
13               q : out STD_LOGIC_VECTOR (3 downto 0));
14      end counter;
15
16      architecture Behavioral of counter is
17
18      signal qint:std_logic_vector(3 downto 0):="0000";
19
20      begin
21
22      process(clk,rst)
23      begin
24      if rst = '1' then qint <= "0001";
```



```
14      end counter;
15
16      architecture Behavioral of counter is
17
18      signal qint:std_logic_vector(3 downto 0):="0000";
19
20      begin
21
22      process(clk,rst)
23      begin
24      if rst = '1' then qint <= "0001";
25      elsif rising_edge(clk) then
26      if (rising_edge(clk) and ld = '1') then qint <= d;
27      elsif en = '1' then qint <= qint + 1;
28      else qint <= qint;
29      end if;
30      end if;
31      end process;
32
33      q <= qint;
34      cy <= '1' when (qint = "0111" and en = '0') else '0';
35
36      end Behavioral;
37
```


- Sursă mux:



The screenshot shows a VHDL editor window with the file 'mux.vhd' selected. The code defines an entity 'mux' with four ports: 'i0' and 'i1' as inputs of type 'STD_LOGIC', 'a' as an input of type 'STD_LOGIC', and 'y' as an output of type 'STD_LOGIC'. The architecture 'Behavioral' contains a single process that assigns 'y' to 'i1' when 'a' is '1', otherwise 'y' is assigned 'i0'.

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity mux is
5     Port ( i0 : in STD_LOGIC;
6           i1 : in STD_LOGIC;
7           a  : in STD_LOGIC;
8           y  : out STD_LOGIC);
9 end mux;
10
11 architecture Behavioral of mux is
12
13 begin
14
15 y <= i1 when a = '1' else i0;
16
17 end Behavioral;
18
```

- Sursă automat_secv:



The screenshot shows a VHDL editor window with the file 'automat_secv.vhd' selected. The code defines an entity 'automat_secv' with three ports: 'clk' and 'rst' as inputs of type 'STD_LOGIC', and 'q' as an output of type 'STD_LOGIC_VECTOR' (3 downto 0). The architecture 'Behavioral' contains two components: 'mux' and 'counter'. The 'mux' component is instantiated with 'i0' as 'q', 'i1' as 'q', and 'a' as 'rst'. The 'counter' component is instantiated with 'd' as 'q', 'clk' as 'clk', 'en' as 'rst', 'ld' as 'rst', and 'rst' as 'rst'.

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity automat_secv is
5     Port ( clk : in STD_LOGIC;
6           rst : in STD_LOGIC;
7           q  : out STD_LOGIC_VECTOR (3 downto 0));
8 end automat_secv;
9
10 architecture Behavioral of automat_secv is
11
12 component mux is
13     Port ( i0 : in STD_LOGIC;
14           i1 : in STD_LOGIC;
15           a  : in STD_LOGIC;
16           y  : out STD_LOGIC);
17 end component mux;
18
19 component counter is
20     Port ( d : in STD_LOGIC_VECTOR (3 downto 0);
21           clk : in STD_LOGIC;
22           en  : in STD_LOGIC;
23           ld  : in STD_LOGIC;
24           rst  : in STD_LOGIC);
25 end component counter;
26
27 -- Instantiation of mux
28 mux1 : mux
29     port map (
30         i0 => q,
31         i1 => q,
32         a  => rst,
33         y  => q
34     );
35
36 -- Instantiation of counter
37 counter1 : counter
38     port map (
39         d  => q,
40         clk => clk,
41         en  => rst,
42         ld  => rst,
43         rst => rst
44     );
45
```



```

counter.vhd x mux.vhd x automat_secv.vhd x simulare_AdrianaPetruti.vhd x Untitled 1 x
C:/Users/Adriana Petruti/Desktop/PROIECT CID/proiect_CID/proiect_CID.srcs/sources_1/new/automat_secv.vhd

24      rst : in STD_LOGIC;
25      cy : out STD_LOGIC;
26      q : out STD_LOGIC_VECTOR (3 downto 0);
27  end component counter;
28
29  signal net0, net1, net2, net3, net4, netA, netB, netC, netLD:std_logic;
30  signal qint:std_logic_vector(3 downto 0);
31
32  begin
33  ○ q <= qint;
34
35  ○ net0 <= not qint(0);
36
37  M0: mux port map( i0 => '1',
38                  i1 => qint(0),
39                  a => qint(1),
40                  y => net1);
41
42  M1: mux port map( i0 => net1,
43                  i1 => net0,
44                  a => qint(2),
45                  y => netC);
46
47  M2: mux port map( i0 => net0,

```

```

counter.vhd x mux.vhd x automat_secv.vhd x simulare_AdrianaPetruti.vhd x Untitled 1 x
C:/Users/Adriana Petruti/Desktop/PROIECT CID/proiect_CID/proiect_CID.srcs/sources_1/new/automat_secv.vhd

47  M2: mux port map( i0 => net0,
48                  i1 => '0',
49                  a => qint(1),
50                  y => net2);
51
52  M3: mux port map( i0 => net2,
53                  i1 => '1',
54                  a => qint(2),
55                  y => netB);
56
57  M4: mux port map( i0 => net0,
58                  i1 => '1',
59                  a => qint(1),
60                  y => net3);
61
62  M5: mux port map( i0 => net3,
63                  i1 => qint(1),
64                  a => qint(2),
65                  y => netA);
66
67  M6: mux port map( i0 => '1',
68                  i1 => qint(0),
69                  a => qint(1),
70                  y => net4);

```

```

70         y => net4);
71
72     M7: mux port map( i0 => '1',
73                       i1 => net4,
74                       a => qint(2),
75                       y => netLD);
76
77     CNT: counter port map( clk => clk,
78                           rst => rst,
79                           en => '1',
80                           ld => netLD,
81                           d(3) => '0',
82                           d(2) => netC,
83                           d(1) => netB,
84                           d(0) => netA,
85                           q(3) => qint(3),
86                           q(2) => qint(2),
87                           q(1) => qint(1),
88                           q(0) => qint(0));
89
90     q <= qint;
91
92 end Behavioral;
93
  
```

- Testbench:

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity simulare_AdrianaPetruti is
5  -- Port ( );
6  end simulare_AdrianaPetruti;
7
8  architecture Behavioral of simulare_AdrianaPetruti is
9
10     component automat_secv is
11         Port ( clk : in STD_LOGIC;
12               rst : in STD_LOGIC;
13               q : out STD_LOGIC_VECTOR (3 downto 0));
14     end component automat_secv;
15
16     signal clk, rst:std_logic;
17     signal q:std_logic_vector(3 downto 0);
18
19     begin
20
21     UUT: automat_secv port map(clk,rst,q);
22
23     rst <= '1' after 0 ns, '0' after 2 ns, '1' after 200 ns, '0' after 250 ns;
24
  
```

```
22  
23 ○ rst <= '1' after 0 ns, '0' after 2 ns, '1' after 200 ns, '0' after 250 ns;  
24  
25 process  
26 begin  
27 ○ clk <= '0'; wait for 5 ns;  
28 ○ clk <= '1'; wait for 5 ns;  
29 end process;  
30  
31 end Behavioral;  
32
```