

## Proiect CID

Project CID

Automet in 9

Memory table E

R	clk	ld	en	action
1	x	x	x	reset
0	+	1	x	load
0	+	0	1	count
				otherwise
				wait

Multiplexor: 1 = memoria mux 2:1

Tabel de aderare

$Q_C Q_B Q_A$	ad	ld DT	CBA
0 0 0 0	-	x x	xxx
1 0 0 1	1	1 x	100
2 0 1 0	1	1 x	001
3 0 1 1	2	1 x	101
4 1 0 0	2	1 x	110
5 1 0 1	2	1 x	010
6 1 1 0	rdt	0 1	xxx
7 1 1 1	1	1 x	011

$\rightarrow$  pentru C:


$Q_C Q_B Q_A$	C
0 0 0	x
0 0 1	1
0 1 0	0
0 1 1	1
1 0 0	1
1 0 1	0
1 1 0	x
1 1 1	0

$y_0 = 111$   
 $y_1 = Q_A$   
 $y_2 = \overline{Q_A}$


$\rightarrow$  pentru B:

$Q_C Q_B Q_A$	B
0 0 0	x
0 0 1	0
0 1 0	0
0 1 1	0
1 0 0	1
1 0 1	1
1 1 0	x
1 1 1	1

$y_0 = \overline{Q_A}$   
 $y_1 = 101$   
 $y_2 = 111$



- Simularea:



- Sursă counter:

counter.vhd   x mux.vhd   x automat\_secv.vhd   x simulare\_AdrianaPetruti.vhd   x Untitled 1   x

C:/Users/Adriana Petruti/Desktop/PROIECT CID/proiect\_CID/proiect\_CID.srcts/sources\_1/new/counter.vhd

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use ieee.std_logic_arith.all;
4 use ieee.std_logic_unsigned.all;
5
6 entity counter is
7     Port ( d : in STD_LOGIC_VECTOR (3 downto 0);
8             clk : in STD_LOGIC;
9             en : in STD_LOGIC;
10            ld : in STD_LOGIC;
11            rst : in STD_LOGIC;
12            cy : out STD_LOGIC;
13            q : out STD_LOGIC_VECTOR (3 downto 0));
14 end counter;
15
16 architecture Behavioral of counter is
17
18 signal qint:std_logic_vector(3 downto 0):="0000";
19
20 begin
21
22 process(clk,rst)
23 begin
24 if rst = '1' then qint <= "0001";

```

counter.vhd   x mux.vhd   x automat\_secv.vhd   x simulare\_AdrianaPetruti.vhd   x Untitled 1   x

C:/Users/Adriana Petruti/Desktop/PROIECT CID/proiect\_CID/proiect\_CID.srcts/sources\_1/new/counter.vhd

```
14 end counter;
15
16 architecture Behavioral of counter is
17
18 signal qint:std_logic_vector(3 downto 0):="0000";
19
20 begin
21
22 process(clk,rst)
23 begin
24 if rst = '1' then qint <= "0001";
25 elsif rising_edge(clk) then
26     if (rising_edge(clk) and ld = '1') then qint <= d;
27     elsif en = '1' then qint <= qint + 1;
28     else qint <= qint;
29     end if;
30 end if;
31 end process;
32
33 q <= qint;
34 cy <= '1' when (qint = "0111" and en = '0') else '0';
35
36 end Behavioral;
37
```

- Sursă mux:

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity mux is
5     Port ( i0 : in STD_LOGIC;
6             i1 : in STD_LOGIC;
7             a : in STD_LOGIC;
8             y : out STD_LOGIC);
9 end mux;
10
11 architecture Behavioral of mux is
12
13 begin
14
15     y <= i1 when a = '1' else i0;
16
17 end Behavioral;
18

```

- Sursă automat\_secv:

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity automat_secv is
5     Port ( clk : in STD_LOGIC;
6             rst : in STD_LOGIC;
7             q : out STD_LOGIC_VECTOR (3 downto 0));
8 end automat_secv;
9
10 architecture Behavioral of automat_secv is
11
12 component mux is
13     Port ( i0 : in STD_LOGIC;
14             i1 : in STD_LOGIC;
15             a : in STD_LOGIC;
16             y : out STD_LOGIC);
17 end component mux;
18
19 component counter is
20     Port ( d : in STD_LOGIC_VECTOR (3 downto 0);
21             clk : in STD_LOGIC;
22             en : in STD_LOGIC;
23             ld : in STD_LOGIC;
24             rst : in STD_LOGIC;

```

counter.vhd    mux.vhd    automat\_secv.vhd    simulare\_AdrianaPetruti.vhd    Untitled 1    ?    □

C:/Users/Adriana Petruți/Desktop/PROIECT CID/proiect\_CID/proiect\_CID.srsc/sources\_1/new/automat\_secv.vhd

```

Q | H | ← | → | X | D | F | X | // | E | Q |
24      rst : in STD_LOGIC;
25      cy : out STD_LOGIC;
26      q : out STD_LOGIC_VECTOR (3 downto 0);
27  end component counter;
28
29  signal net0, net1, net2, net3, net4, netA, netB, netC, netLD:std_logic;
30  signal qint:std_logic_vector(3 downto 0);
31
32 begin
33   O q <= qint;
34
35   O net0 <= not qint(0);
36
37   M0: mux port map( i0 => '1',
38                      i1 => qint(0),
39                      a => qint(1),
40                      y => net1);
41
42   M1: mux port map( i0 => net1,
43                      i1 => net0,
44                      a => qint(2),
45                      y => netC);
46
47   M2: mux port map( i0 => net0,

```

counter.vhd    mux.vhd    automat\_secv.vhd    simulare\_AdrianaPetruti.vhd    Untitled 1    ?    □

C:/Users/Adriana Petruți/Desktop/PROIECT CID/proiect\_CID/proiect\_CID.srsc/sources\_1/new/automat\_secv.vhd

```

Q | H | ← | → | X | D | F | X | // | E | Q |
47   M2: mux port map( i0 => net0,
48                      i1 => '0',
49                      a => qint(1),
50                      y => net2);
51
52   M3: mux port map( i0 => net2,
53                      i1 => '1',
54                      a => qint(2),
55                      y => netB);
56
57   M4: mux port map( i0 => net0,
58                      i1 => '1',
59                      a => qint(1),
60                      y => net3);
61
62   M5: mux port map( i0 => net3,
63                      i1 => qint(1),
64                      a => qint(2),
65                      y => netA);
66
67   M6: mux port map( i0 => '1',
68                      i1 => qint(0),
69                      a => qint(1),
70                      y => net4);

```

The screenshot shows a VHDL code editor with the following tabs: counter.vhd, mux.vhd, automat\_secv.vhd (selected), simulare\_AdrianaPetruvi.vhd, Untitled 1. The file path is C:/Users/Adriana Petruvi/Desktop/PROIECT CID/proiect\_CID/proiect\_CID.srsc/sources\_1/new/automat\_secv.vhd. The code is as follows:

```
70          y => net4);
71
72 M7: mux port map( io0 => '1',
73                      i1 => net4,
74                      a => qint(2),
75                      y => netLD);
76
77 CNT: counter port map( clk => clk,
78                         rst => rst,
79                         en => '1',
80                         ld => netLD,
81                         d(3) => '0',
82                         d(2) => netC,
83                         d(1) => netB,
84                         d(0) => netA,
85                         q(3) => qint(3),
86                         q(2) => qint(2),
87                         q(1) => qint(1),
88                         q(0) => qint(0));
89
90 q <= qint;
91
92 end Behavioral;
```

- Testbench:

The screenshot shows a software interface for VHDL simulation. The top menu bar includes tabs for "counter.vhd", "mux.vhd", "automat\_secv.vhd", "simulare\_AdrianaPetruti.vhd" (which is the active tab), and "Untitled 1". The path "C:/Users/Adriana Petruti/Desktop/PROIECT CID/proiect\_CID/proiect\_CID.srcs/sim\_1/new/simulare\_AdrianaPetruti.vhd" is displayed below the tabs. The main window contains the VHDL code for the simulation. The code defines an entity "simulare\_AdrianaPetruti" and its architecture "Behavioral". It includes a component declaration for "automat\_secv" with ports for clk, rst, and q, and a signal declaration for q. The architecture begins with a "begin" block, followed by a port map statement for the UUT, and ends with a waveform assignment for the rst signal. A red circle with a question mark icon is positioned over the waveform assignment line.

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity simulare_AdrianaPetruti is
-- Port ();
end simulare_AdrianaPetruti;

architecture Behavioral of simulare_AdrianaPetruti is

component automat_secv is
    Port ( clk : in STD_LOGIC;
           rst : in STD_LOGIC;
           q : out STD_LOGIC_VECTOR (3 downto 0));
end component automat_secv;

signal clk, rst:std_logic;
signal q:std_logic_vector(3 downto 0);

begin

UUT: automat_secv port map(clk,rst,q);

rst <= '1' after 0 ns, '0' after 2 ns, '1' after 200 ns, '0' after 250 ns;
```

```
22 |
23 |rst <= '1' after 0 ns, '0' after 2 ns, '1' after 200 ns, '0' after 250 ns;
24 |
25 |process
26 |begin
27 |clk <= '0'; wait for 5 ns;
28 |clk <= '1'; wait for 5 ns;
29 |end process;
30 |
31 |end Behavioral;
```