

S3C2440A

**32-BIT CMOS
MICROCONTROLLER
Application Note**

Revision 1



Important Notice

The information in this publication has been carefully checked and is believed to be entirely accurate at the time of publication. Samsung assumes no responsibility, however, for possible errors or omissions, or for any consequences resulting from the use of the information contained herein.

Samsung reserves the right to make changes in its products or product specifications with the intent to improve function or design at any time and without notice and is not required to update this documentation to reflect such changes.

This publication does not convey to a purchaser of semiconductor devices described herein any license under the patent rights of Samsung or others.

Samsung makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Samsung assume any liability arising out of the application or use of any product or circuit and specifically disclaims any and all liability, including without limitation any consequential or incidental damages.

"Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by the customer's technical experts.

Samsung products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, for other applications intended to support or sustain life, or for any other application in which the failure of the Samsung product could create a situation where personal injury or death may occur.

Should the Buyer purchase or use a Samsung product for any such unintended or unauthorized application, the Buyer shall indemnify and hold Samsung and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, expenses, and reasonable attorney fees arising out of, either directly or indirectly, any claim of personal injury or death that may be associated with such unintended or unauthorized use, even if such claim alleges that Samsung was negligent regarding the design or manufacture of said product.

**S3C2440A 32-Bit CMOS Microcontroller
Application Note, Revision 1
Publication Number: 41-S3-C2440A-082004**

© 2004 Samsung Electronics

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electric or mechanical, by photocopying, recording, or otherwise, without the prior written consent of Samsung Electronics.

Samsung Electronics' microcontroller business has been awarded full ISO-14001 certification (BVQ1 Certificate No. 9330). All semiconductor products are designed and manufactured in accordance with the highest quality standards and objectives.

Samsung Electronics Co., Ltd.
San #24 Nongseo-Ri, Giheung- Eup
Yongin-City, Gyeonggi-Do, Korea
C.P.O. Box #37, Suwon 449-900

TEL: (82)-(031)-209-1490
FAX: (82) (331) 209-1909
Home-Page URL: [Http://www.samsungsemi.com/](http://www.samsungsemi.com/)

Printed in the Republic of Korea

Table of Contents

Chapter 1 About SMDK2440 Board

System Overview.....	1-1
Smdk2440 Overview.....	1-1
Features	1-3
Circuit Description	1-4
Power Supply	1-4
Smdk2440 System Configurations	1-7
Clock Source.....	1-7
Reset Logic.....	1-7
Boot Rom (Bank0)	1-8
Nand Flash Configuration.....	1-9
U4 (Epm7032) Xdma Channel Selection.....	1-10
Lcd Interface.....	1-11
Touch Screen	1-11
A/D Converter Interface.....	1-12
Sd Host (Mmc) Interfac	1-13
Iic Interface.....	1-13
Usb Interface.....	1-14
Irda Interface.....	1-16
Extension Connector Interface.....	1-17
Camera Interface Connector	1-18
Iis & Ac97 Interface.....	1-19
Iis & Ac97 Interface.....	1-19

Table of Contents (Continued)

Chapter 2 Toolkit and Debugging

SMDK2440 Environment Setup	2-1
RS232C Cable Connection.....	2-2
USB Downloader Installation (On Windows 98, ME, 2000 or NT)	2-3
Connect Host PC and SMDK2440 with DNW	2-7
Install ARM Toolkit.....	2-8
How to Build Executable Image File.....	2-8
Building 2440TEST.AXF (or 2440TEST.ELF).....	2-8
Executing 2440TEST Without ARM Multi-Ice or Openice32-A900	2-9
How to Use ARM Debugger with ARM Multi-ICE	2-11
Preparing and Configuring ARM Multi-ICE	2-11
Configuring ARM Debugger for ARM Multi-ICE	2-13
Executing 2440TEST.AXF Using ARM Multi-ICE.....	2-17
Multi-Ice Checkpoints	2-19
Executing 2440test.AXF Using ARM Realview ICE (RVI).....	2-20
How to Use Realview Debugger (RVD) with Realview ICE(RVI)	2-21
Configuring Realview Debugger for Realview ICE	2-21
How to Use ARM Debugger with Openice32-A900.....	2-31
Configuring ARM Debugger for Openice32-A900.....	2-31
Executing 2440TEST.AXF Using Openice32-A900	2-36
Debugging Downloaded Image IN1 ADW or AXD	2-37
Viewing Variables, Registers, and Memory	2-38
Displaying Code Interleaved With Disassembly.....	2-38
Debugging Downloaded Image in Realview Debugger(RVD).....	2-39
Executing 2440TEST.AXF Using Realview ICE(RVI).....	2-41
Switching Development Toolkit	2-42
Translating Code from ADS Into SDT.....	2-42
Translating Code from SDT Into ADS	2-42
Removed or Changed Items from Makefile for SDT 2.50	2-42
Other Items Should be Changed for ADS 1.0.....	2-43
Example of Makefile for ADS 1.0.....	2-44

Table of Contents (Continued)

Chapter 3 Programming Flash Memories

Programming Nand Flash Memory	3-1
Nand Flash Write With Write-Program.....	3-2
Auto Booting Through Nand Flash.....	3-9
Booting NAND Flash.....	3-9
Nand Flash ECC (Error Checking and Correction)	3-10
Programming NOR Flash Memory	3-14
Writing Image Files to AMD Flash Memory with UART.....	3-14
Writing Image Files to AMD Flash Memory with MULTI-ICE.....	3-24
Writing Image Files to AMD Flash Memory with REALVIEW ICE(RVI).....	3-32
Writing Image Files to AMD FLASH Memory with Openice32-A900.....	3-40
Writing Image Files to Intel Strata Flash Memory with UART.....	3-44
Writing Image Files to Intel Strata Flash Memory with MULTI-ICE	3-51
Writing Image Files to Intel Strata Flash Memory with OPENICE32-A900.....	3-59

Chapter 4 System Design

Overview.....	4-1
Applicable System with S3C2440A	4-2
Memory Interface Design.....	4-3
Boot Rom Design.....	4-3
Nand Boot Design.....	4-3
Making Nand Boot Image	4-3
Halfword Boot Rom Design with Byte Eeprom/Flash.....	4-4
Making Halfword Rom Image with Byte Eeprom/Flash.....	4-4
Halfword Boot Rom Design with Halfword Eeprom/Flash.....	4-5
Word Boot Rom Design with Byte Eeprom/Flash.....	4-6
Word Boot Rom Design with Byte Eeprom/Flash.....	4-6
Making Word Rom Image with Byte Eeprom/Flash.....	4-7
Memory Bank Design and Control.....	4-8
Rom/Sram Bank Design.....	4-9
Sdram Bank Design for S3C2440A	4-12
PC Card (Pcmcia) Interface Application Using CI-PD6710 (Cirrus Logic).....	4-15
10base-T Ethernet Controller (CS8900A) Interface.....	4-16
IIS Audio Codec (UDA1341TS) Connection with S3C2440A	4-16
AC97 Audio Codec (STAC9767) Connection with S3C2440A	4-16
Lcd Connection with S3C2440A	4-17
System Design with Debugger Support	4-23
Check Items for System Design with S3C2440A.....	4-25

Table of Contents (Continued)

Chapter 5 DVS (Dynamic Voltage Scaling)

Overview	5-1
Power Scheme for DVS	5-2
DVS Operating Details	5-4
DVS Operatig Flow Chart.....	5-4
DVS Shceme Description.....	5-4
Power Consumption of DVS.....	5-5

List of Figures

Figure Number	Title	Page Number
1-1	SMDK2440 Function Block Diagram	1-2
1-2	SMDK2440 Power Plane	1-4
1-3	Typical Applications Using S3C2440.....	1-5
1-4	Detailed SMDK2440 Board Diagram.....	1-6
1-5	SMDK2440 Board Memory Configurations.....	1-8
1-6	Touch Panel Film Connector on SMDK2440.....	1-11
1-7	SPI Connector on SMDK2440.....	1-12
1-8	SD Card Socket on SMDK2440	1-13
1-9	USB Ports on SMDK2440	1-14
1-10	USB Port1 Selection.....	1-14
1-11	UART Ports on SMDK2440.....	1-15
1-12	SMDK2440 Board IrDA Configurations	1-16
1-13	CAMERA Interface Connector on SMDK2440	1-18
1-14	IIS or AC97 Configurations	1-20
2-1	Setup Environment for SMDK2440 Board.....	2-1
2-2	Serial Cable Connections for SMDK2440 Board	2-2
2-3	Add New Hardware Wizard (Window98)	2-3
2-4	USB Device Driver Installation.....	2-4
2-5	Setting UART/USB Options	2-6
2-6	Power on Screen.....	2-7
2-7	2440TEST Execution After its Downloading through USB	2-10
2-8	Load Configuration	2-12
2-9	Start-up Configuration	2-12
2-10	Debugger Configuration: Target Page	2-14
2-11	ARM Multi-ICE: Connect Page and Processor Settings Page	2-15
2-12	Debugger Configuration: Advanced Page.....	2-16
2-13	ARM Extended Debugger Window (AxD): Command Window	2-18
2-14	Debugger Configuration: Target Page	2-31
2-15	OPENice32-A900 Configuration: Communication Setting Page	2-32
2-16	OPENice32-A900 Configuration: Endian and SMU Setting Page	2-33
2-17	OPENice32-A900 Configuration: SMU Setting Page.....	2-34
2-18	OPENice32-A900 Configuration: Flash Configuration Setting Page	2-34
2-19	Debugger Configuration: Choose Target.....	2-35
2-20	ARM Extended Debugger (AxD): After Downloading	2-36
2-21	RealView Debugger (RVD): After Downloading	2-41

List of Figures (Continued)

Figure Number	Title	Page Number
3-1	DNW Window to Download	3-2
3-2	DNW Window (to Connect Serial Port).....	3-2
3-3	DNW Window (after Open Baud-rate is Printed on Title Bar)	3-3
3-4	DNW Window (after Turning on the SDMK2440).....	3-3
3-5	DNW Window to Download	3-4
3-6	DNW Window (to Select Target Image).....	3-4
3-7	DNW Window (for USB Downloading).....	3-5
3-8	DNW Window (File Open Dialog Box).....	3-5
3-9	DNW Window (File Open Dialog Box).....	3-6
3-10	DNW Window (2440test Program).....	3-7
3-11	DNW Window (NAND Flash Write Program).....	3-8
4-1	NAND Boot Design	4-3
4-2	Half-word Boot ROM Design with Byte EEPROM/Flash.....	4-4
4-3	The Halfword Boot ROM Design with Halfword EEPROM/Flash.....	4-5
4-4	The Word Boot ROM Design with Byte EEPROM/Flash.....	4-6
4-5	Relationship of ROM Image and Endian.....	4-7
4-6	One-byte EEPROM/SRAM Bank Design	4-9
4-7	Halfword EEPROM/SRAM Bank Design.....	4-10
4-8	Halfword SRAM Bank Design with Halfword SRAM	4-10
4-9	Word EEPROM/SRAM Bank Design.....	4-11
4-10	Halfword SDRAM Design with Halfword Component	4-13
4-11	Word SDRAM Design with Half-word Component	4-14
4-12	PC Card CIS Access Example on S3C2440A	4-15
4-13	UDA1341TS Connection with S3C2440A.....	4-16
4-14	STAC9767 Connection with S3C2440A.....	4-17
4-15	UG-32F04 Connection with S3C2440A (320x240 Mono STN LCD).....	4-18
4-16	UG24U03A Connection with S3C2440A (320x240 Mono STN LCD).....	4-18
4-17	KHS038AA1AA-G24 Connection with S3C2440A (256 Color STN LCD).....	4-19
4-18	LTS350Q1-PE1 Connection with S3C2440A (Samsung 3.5" Transflective TFT LCD).....	4-20
4-19	LP104V2-W Connection with S3C2440A (LG Philips 10.4" TFT LCD).....	4-21
4-20	V16C6448AB Connection with S3C2440A (TFT LCD)	4-22
4-21	MULTI-ICE Interface of JTAG Connector	4-23
4-22	MULTI-ICE Interface Design Example.....	4-24
5-1	Power Scheme for DVS.....	5-2
5-2	Power regulator example diagram for DVS.....	5-3
5-3	DVS Flow Chart Example (400MHz).....	5-4

List of Tables

Table Number	Title	Page Number
1-1	System Clock (MPLL) & USB Clock (UPLL).....	1-7
1-2	Memory Type and Data Bus Width.....	1-9
1-3	Boot Memory Type and Bus width configuration OM[1:0]	1-9
1-4	NAND Flash Type Selection.....	1-9
1-5	General I/O Configurations on SMDK2440.....	1-10
1-6	U4-C XDMA Channel Selection.....	1-10
1-7	ADC Interface on SMDK2440.....	1-12
1-8	UART Configurations	1-15
1-9	IrDA Configurations	1-16
1-10	Extension Connector (CON10, CON11 & CON12) on SMDK2440.....	1-17
1-11	IIS or AC97 Interface Selection on SMDK2440.....	1-19
2-1	Toolkit Switching Options	2-42
4-1	Data Bus Width for ROM Bank 0.....	4-3
4-2	Relationship ROM Image and Endian.....	4-4
4-3	SDRAM Bank Address configuration.....	4-12
5-1	DVS voltage level.....	5-2
5-2	Core Current Consumption.....	5-5

1

ABOUT SMDK2440 BOARD

SMDK2440 CPU and Base board revision number.

CPU Board Version	Rev 1.0
Base Board Version	Rev 1.0

SYSTEM OVERVIEW

SMDK2440 (S3C2440 Development Kit) for S3C2440A is a platform that is suitable for code development of SAMSUNG's S3C2440A 16/32-bit RISC microcontroller (ARM920T) for hand-held devices and general applications.

The S3C2440A consists of 16-/32-bit RISC (ARM920T) CPU core, separate 16KB instruction and 16KB data cache, MMU to handle virtual memory management, LCD controller (STN & TFT), NAND flash boot loader, System Manager (chip select logic and SDRAM controller), 3-ch UART, 4-ch DMA, 4-ch Timers with PWM, I/O ports, RTC, 8-ch 10-bit ADC and touch screen interface, IIC-BUS interface, IIS-BUS interface, AC97 interface, USB host, USB device, SD host & multimedia card interface, Camera Interface, 2-ch SPI and PLL for clock generation.

The SMDK2440 consists of S3C2440A, boot EEPROM (Flash ROM), SDRAM, LCD interface, two serial communication ports, configuration switches, JTAG interface and status LEDs.

SMDK2440 OVERVIEW

The SMDK2440 (S3C2440 Development Kit) shows the basic system-based hardware design which uses the S3C2440A. It can evaluate the basic operations of the S3C2440A and develop codes for it as well.

SMDK2440 is manufactured by **MERITECH Co., Ltd** and its website is www.mcukorea.com

When the S3C2440A is contained in the SMDK2440, you can use an in-circuit emulator (MULTI-ICE/REALVIEW-ICE (RVI)/OPENice32-A900).

This allows you to test and debug a system design at the processor level. In addition, the S3C2440A with MULTI-ICE/ REALVIEW-ICE (RVI)/OPENice32-A900 capability can be debugged directly using the MULTI-ICE/ REALVIEW-ICE (RVI)/OPENice32-A900 interface.

Figure 1-1 shows SMDK2440 function blocks.




Figure 1-1. SMDK2440 Function Block Diagram

FEATURES

- S3C2440A: 16/32-bit RISC microcontroller
- X-tal operation or oscillator
- Boot ROM: AMD 8M bit 1EA (support half-word size boot ROM)
Intel StrataFlash 16M-Byte x 2 (word: 16M-Byte x 2 EA): Unload (Option)
SAMSUNG NAND flash 64M-Byte 1EA (smart media card),
SAMSUNG NAND flash 64M-Byte 1EA (sop type)
- SDRAM: 64M-Byte (32M-Byte x 2)
- SRAM: 256K x 16 – Unload(Option)
- TFT/STN LCD and touch panel interface
- Three-channel UART (including IrDA)
- One Host Type USB port & Selectable Device and Host Type USB port
- SD host (MMC) interface
- Smart media card
- JTAG port (MULTI-ICE/REALVIEW-ICE(RVI)/OPENice32-A900 interface)
- RTC X-tal input logic
- IIC with KS24C080
- ADC interface
- SPI interface
- IIS interface (sound CODEC audio input/output)
- AC97 interface (sound CODEC audio input/output)
- EINT interface
- GPIO Switch Interface
- IrDA interface
- Ethernet interface
- PCMCIA interface
- Extension connector 34P * 3 EA
- LED display (debugging)
- CAMERA Interface

CIRCUIT DESCRIPTION

The SMDK2440 is designed to test S3C2440A and develop software while hardware is being developed. Figure 1-3 shows SMDK2440's block diagram.

POWER SUPPLY

SMDK2440 is operated by 1.8V for Extension I/O, 2.5V/3.3V for Memory and 3.3V for I/O pad and several peripherals. SMDK2440 is supplied by 9V/2A DC Adaptor Power.

In case of 300Mhz, the Arm core(VDDi and VDDIarm) operates at 1.2V and VDDalive at 1.2V. In 400Mhz, the Arm core operates at 1.3V and VDDalive at 1.3V. But VDDalive can be operates at 1.2V regardless of CPU Frequency.

The SMDK2440 has distributed power plane, with power going separately to the MCU and the main power plane. For this reason, power jumpers including J4-C~J13-C, J15-C on the CPU board, J11-B and J601-B on the base board are inserted.




Figure 1-2. SMDK2440 Power Plane




Figure 1-3. Typical Applications Using S3C2440




Figure 1-4. Detailed SMDK2440 Board Diagram

SMDK2440 SYSTEM CONFIGURATIONS

CLOCK SOURCE

EXTCLK or X-TAL can be selected for the system clock of S3C2440A and USB by the suitable setting of OM values.

Table 1-1. System Clock (MPLL) & USB Clock (UPLL)

Pin Functions	OM[3:2]		Descriptions	
Clock source selection	0	0	MPLL: XTAL,	UPLL: XTAL
	0	1	MPLL: XTAL	UPLL: EXTCLK
	1	0	MPLL: EXTCLK,	UPLL: XTAL
	1	1	MPLL: EXTCLK,	UPLL: EXTCLK

RTC Clock

32.768kHz, X-tal is available in SMDK2440 as the RTC clock source.

NOTES:

1. Although the MPLL starts just after a reset, the MPLL output (Mpll) is not used as the system clock until the software writes valid settings to the MPLLCON register. Before this valid setting, the clock from external crystal or EXTCLK source will be used as the system clock directly. Even if the user wants to maintain the default value of the MPLLCON register, the user should write the same value into the MPLLCON register.
2. OM[3:2] is used to determine test mode when OM[1:0] is 11.

RESET LOGIC

The nRESET (system reset signal) must be held to low level at least 4 CLKs to recognize the reset signal and it takes 128 CLKs between the nRESET and internal nRESET. nRESET and nTRST (JTAG reset signal) are connected through jumper J3-C on the CPU board.

BOOT ROM (BANK0)

The data bus width of BANK0 can be configured in byte, half-word or word in S3C2440A.

In the case of SMDK2440, half-word data bus width (AMD flash memory), half-word or word data bus width (STRATA flash memory), and byte or half-word data bus width (Samsung NAND flash memory) access can be selected by the suitable jumper setting.

AMD flash or STRATA flash memory can be selected by using jumper (J3-B & J4-B) option for boot ROM.

In the SMDK2440, the data bus width of AMD flash memory is fixed by half-word data width (16-bit) and STRATA flash memory can use word (32-bit).

But AMD flash and STRATA flash cannot be selected for BANK0 or BANK1 at the same time.

Data bus width of BANK0 should be set by memory type of BANK0. It is set by OM[1:0](J2-B & J1-B).




Figure 1-5. SMDK2440 Board Memory Configurations

Table 1-2. Memory Type and Data Bus Width

Pin Functions	J3-B		J4-B		Descriptions
	1-2	2-3	1-2	2-3	
BANK0/1/4 memory type selection and data bus width configuration	Open	Short	Short	Open	AMD flash memory: BANK0 STRATA flash memory: BANK1 Data bus width of BANK0: Half-word Data bus width of BANK1: Word
	Short	Open	Open	Short	AMD flash memory: BANK4 STRATA flash memory: BANK0 Data bus width of BANK0: Word Data bus width of BANK4: Half-word

Table 1-3. Boot Memory Type and Bus width configuration OM[1:0]

Pin Functions	J1-B [OM0]	J2-B[OM1]	Descriptions
Boot memory type and bus width configuration	2-3(L)	2-3(L)	NAND boot
	2-3(L)	1-2(H)	Word (32-bit)
	1-2(H)	2-3(L)	Half word (16-bit)
	1-2(H)	1-2(H)	Test mode

NAND FLASH CONFIGURATION**Table 1-4. NAND Flash Type Selection**

OM[1:0] = NAND Boot Setting (L, L)			
J5-B(NCON 0)		2-3(L)	1-2(H)
		Normal NAND	Advanced NAND
J6-B(PAGE)	2-3(L)	256	1024
	1-2(H)	512	2048
J7-B(ADDR)	2-3(L)	3 Cycle	4 Cycle
	1-2(H)	4 Cycle	5 Cycle
J8-B (WIDTH)	2-3(L)	8-bit Bus Width	
	1-2(H)	16-bit Bus Width	
J9-B (NAND Select)	2-3(L)	Use SMC NAND	
	1-2(H)	Use SOP NAND	

NOTE: Jumpers on the base board: J1-B, J2-B, J3-B, ...

GENERAL I/O PORTS

The S3C2440A's general I/O ports are used for SMDK2440 key interrupt input, normal input and LED status display. The function of control switch and the status of LED can be defined by user software.

Table 1-5. General I/O Configurations on SMDK2440

General I/O Port Number	I/O Type	Descriptions
GPF[7:4]	Output	LED display
GPF0, GPF2, GPG3 & GPG11	Input	Key input pad (external interrupt input pins). (EINT0, 2, 11 & 19)

U4 (EPM7032) XDMA CHANNEL SELECTION

Table 1-6. U4-C XDMA Channel Selection

Pin Functions	J1-C	J2-C	Descriptions
XDMA channel selection	(1-2)	(1-2)	nXDREQ0, nXDACK0
	(2-3)	(2-3)	nXDREQ1, nXDACK1

NOTE: Jumpers on the CPU board: J1-C, J2-C, J3-C, ...

LCD INTERFACE

TFT/STN LCD controllers are equipped in the S3C2440A. TFT/STN LCD, touch panel and LCD backlight driver are supported in the SMDK2440.

NOTE: It is supported 2-type SEC TFT LCD panel(SAMSUNG 3.5" Portrait/256 Color/Reflective a TFT LCD)

- LTS350Q1-PD1 Panel with touch panel and front light unit
- LTS350Q1-PD2 Panel only
- LTS350Q1-PE1 Panel with touch panel and front light unit
- LTS350Q1-PE2 Panel only

TOUCH SCREEN




Figure 1-6. Touch Panel Film Connector on SMDK2440

SPI Connector

Figure 1-7 shows the way SMDK2440 provides SPI (CON15) signals.




Figure 1-7. SPI Connector on SMDK2440

A/D CONVERTER INTERFACE

The S3C2440A has Analog to Digital Converter (ADC). The ADC has 8-ch analog input signals. The SMDK2440 provides the ADC (CON8) signals as follows:

Table 1-7. ADC Interface on SMDK2440

# of pin	Descriptions						
1	AIN0	4	AIN3	7	TSXM	10	GND
2	AIN1	5	TSYM	8	TSXP		
3	AIN2	6	TSYP	9	EINT20		

SD HOST (MMC) INTERFACE

SD(MMC) is provided by the S3C2440A and SD card socket (CON13) is supported in the SMDK2440




Figure 1-8. SD Card Socket on SMDK2440

IIC INTERFACE

Serial EEPROM S524C80D80 (KS24C080) access function is provided by SMDK2440 and there is also IIC interface between S3C2440A and camera module through U37-B (CBTD3306) buffer.

USB INTERFACE

Dual USB Connector(CON3) for Two USB port A-Type and one USB port B-type(CON5) are supported by the SMDK2440.




Figure 1-9. USB Ports on SMDK2440

You can select the USB port 1 (DN1, DP1) by Jumper (J14-C, J16-C)




Figure 1-10. USB Port1 Selection

UART Interface

The S3C2440A UART unit provides three independent asynchronous serial I/O (SIO) ports including IrDA.

In SMDK2440 board, a user can change the ports connected to connectors by setting related jumpers.

Table 1-8. UART Configurations

Pin Functions	J16-B, J18-B	J17-B, J19-B	Descriptions
UART configurations	(2-3)	(1-2)	CON14: UART0, CON22: UART1
	(1-2)	(2-3)	CON14: UART0, CON22: UART2




Figure 1-11. UART Ports on SMDK2440

IrDA INTERFACE

IrDA is supported by SMDK2440 and J17-B and J19-B should be set to UART2 (RXD2 and TXD2) for IrDA.



Figure 1-12. SMDK2440 Board IrDA Configurations

Table 1-9. IrDA Configurations

Pin Functions	J17-B, J19-B	Descriptions
UART2	(2-3)	Set UART mode
IrDA	(1-2)	Set IrDA mode

EXTENSION CONNECTOR INTERFACE

Table 1-10. Extension Connector (CON10, CON11 & CON12) on SMDK2440

# of pin	Descriptions	# of pin	Descriptions	# of pin	Descriptions	# of pin	Descriptions
	GND	10	DATA8	19	DATA17	28	DATA26
	DATA0	11	DATA9	20	DATA18	29	DATA27
3	DATA1	12	DATA10	21	DATA19	30	DATA28
4	DATA2	13	DATA11	22	DATA20	31	DATA29
5	DATA3	14	DATA12	23	DATA21	32	DATA30
6	DATA4	15	DATA13	24	DATA22	33	DATA31
7	DATA5	16	DATA14	25	DATA23	34	—
8	DATA6	17	DATA15	26	DATA24	—	—
9	DATA7	18	DATA16	27	DATA25	—	—

# of pin	Descriptions	# of pin	Descriptions	# of pin	Descriptions	# of pin	Descriptions
1	GND	10	A8	19	A17	28	nWBE0
2	A0	11	A9	20	A18	29	nWBE1
3	A1	12	A10	21	A19	30	nWBE2
4	A2	13	A11	22	A20	31	nWBE3
5	A3	14	A12	23	A21	32	nWE
6	A4	15	A13	24	A22	33	nOE
7	A5	16	A14	25	A23	34	—
8	A6	17	A15	26	A24	—	—
9	A7	18	A16	27	nWAIT	—	—

# of pin	Descriptions	# of pin	Descriptions	# of pin	Descriptions	# of pin	Descriptions
1	nGCS2	10	PGP7	19	nXDACK1	28	GND
2	nGCS1	11	PGP2	20	nXDREQ0	29	GND
3	nGCS4	12	PGP8	21	PGP5	30	nRESET
4	nGCS3	13	PGP3	22	nXDREQ1	31	VDD5V
5	nGCS7	14	PGP9	23	VDD1.8V	32	VDD3.3V
6	nGCS5	15	PGP4	24	PGP12	33	CLKOUT1
7	PGP0	16	PGP10	25	GND	34	GND
8	PGP6	17	nXDACK0	26	CLKOUT0	—	—
9	PGP1	18	PGP11	27	VDD3.3V	—	—

CAMERA INTERFACE CONNECTOR

Figure 1-12 shows the connector pin assignment for camera interface on SMDK2440




Figure 1-13. CAMERA Interface Connector on SMDK2440

IIS & AC97 INTERFACE

SMDK2440 supports the IIS & AC97 interface. Because AC97 controller and the IIS controller must not be used at the same time, Only one interface of them should be selected by using following resistor configuration.

Table 1-11. IIS or AC97 Interface Selection on SMDK2440

	AC97	IIS
RN1, RN3, R280	SHORT	OPEN
RN2, RN4, R281	OPEN	SHORT




Figure 1-14. IIS or AC97 Configurations

2 TOOLKIT AND DEBUGGING

SMDK2440 ENVIRONMENT SETUP

The evaluation environments for the SMDK2440 are shown in Figure 2-1. The serial port (UART1) on the SMDK2440 has to be connected to COM port of the host PC. This can be used as a console for monitoring and debugging the SMDK2440. And the USB device on the SMDK2440 should be connected to the USB host of the host PC for downloading test images.

If you have an emulator such as **MULTI-ICE**, **RealView ICE(RVI)** and **OPENice32-A900**, you can use JTAG port on the SMDK2440 to interface the emulator.




Figure 2-1. Setup Environment for SMDK2440 Board

RS232C CABLE CONNECTION

The serial cable is made as in Figure 2-2. The pins numbered only 2, 3, and 5 are used; make sure to check the cable's connections to prevent other pins from being used.

The UART1(CON22) and PC COM1 or COM2 port has to be connected through this cable connection.




Figure 2-2. Serial Cable Connections for SMDK2440 Board

USB DOWNLOADER INSTALLATION (ON WINDOWS 98, ME, 2000 OR NT)

To install the USB downloader, follow the steps:

1. Program the u2440mon.bin into the flash memory of SMDK2440 board.
2. Configure Boot Jumper Setting (J1-B ~ J9-B).
3. Turn on the SMDK2440.
4. If you installed the device driver for SMDK2400/SMDK2440 before, overwrite new 'secbulk.sys' at C:\WINDOWS\SYSTEM32\DRIVERS. In this case, the step 6 will be skipped.
5. Connect the SMDK2440 board with the PC (See Figure 2-3).
6. When the USB device driver installation window appears, install the USB device driver (secbulk.inf).
Note: 'secbulk.inf' and 'secbulk.sys' should be in the same directory (See Figure 2-4).
7. Run 'dnw.exe'.
8. Turn the SMDK2440 off and then on.
9. The message ([USB:OK]) in the window title bar indicates that the installation is successfully completed.




Figure 2-3. Add New Hardware Wizard (Window98)

NOTES:

1. If you have installed the device driver before, replace the old 'secbulk.sys' in C:\WINDOWS\SYSTEM32\DRIVERS with the new 'secbulk.sys'.
2. The maximum speed of the 'secbulk.sys' with SMDK2440 will be about 980KB/S.
3. 'dnw.exe': PC USB/serial downloader program.
4. 'secbulk.inf' and 'secbulk.sys': PC USB driver.
5. 'u2440mon.bin': S3C2440A USB downloader firmware.




Figure 2-4. USB Device Driver Installation



Figure 2-4. USB Device Driver Installation (Continued)

CONFIGURING DNW

To configure the DNW, which works as USB and serial download utility, follow the steps:

1. Run the DNW.
2. Select Options from the Configuration menu (See Figure 2-5).
Configuration → Options
3. Select Baud rate for serial communication.
Serial communication properties of the DNW are as follows:
Data bits:8-bit / Stop bits:1 / No flow control
4. Select a COM port of the host PC to communicate with the SMDK2440.
5. Set USB download address.
6. Click the OK button.




Figure 2-5. Setting UART/USB Options

CONNECT HOST PC AND SMDK2440 WITH DNW

After setting UART/USB options, users can activate UART and USB communication.

1. Select Connect from the Serial Port menu.
Serial Port → Connect
2. Power on the SMDK2440 (See Figure 2-6).




Figure 2-6. Power on Screen

INSTALL ARM TOOLKIT

First of all, install ARM toolkit 2.51, ADS (ARM Developer Suite) 1.0.1 or ADS1.1.

If you installed ARM toolkit 2.11a, then Makefile has to be changed a little. The toolkit 2.11a cannot support fromelf.exe utility. We recommend ARM Developer Suite 1.0.1, which is used in our development environment. We also recommend ADS 1.1.

The DOS environment variable has to be changed as follows after the installation of ARM toolkit 2.51.

```
SET ARMLIB=C:\ARM251\LIB\embedded
SET ARMINC=C:\ARM251\INCLUDE
```

HOW TO BUILD EXECUTABLE IMAGE FILE

Executable image file can be built by using the ARM Project manager or makefile. First, you have to build ELF format image (*.ELF or *.AXF). An ELF format image can be used for the ARM debugger directly. The binary file (.bin file) can be extracted from ELF format image.

First of all, you have to download S3C2440A evaluation source code and any other utilities from our web site (www.samsungsemi.com). They are helpful for you to understand the development environments of S3C2440A in an easier way. The distributed evaluation source code consists of following directories.

Directory	Description
BMP	Graphic header file converted from BMP file
obj	Object files
err	Error files

BUILDING 2440TEST.AXF (OR 2440TEST.ELF)

To build the sample source code, 2440TEST, run Makefile using the following commands.

```
cd 2440Test
armmake -a
```

or

```
cd 2440Test
make clean
make
```

After the procedure, 2440TEST.AXF (or 2440TEST.ELF) and 2440TEST.BIN image files will be seen in 2440TEST directory. The 2440TEST.AXF (or 2440TEST.ELF) file is used for ARM debugger.

The 2440TEST.BIN file is used for downloading through USB.

EXECUTING 2440TEST WITHOUT ARM MULTI-ICE OR OPENICE32-A900

First, U2440MON has to operate on ROM. U2440MON will be ready to receive 2440TEST.BIN. U2440MON will launch 2440TEST.BIN after receiving 2440TEST.BIN.

To download 2440TEST.BIN through USB, after connecting the host PC and the SMDK2440 with the DNW follow the steps below:

1. Select Transmit from the USB Port menu.
USB Port → Transmit
2. Select 2440TEST.BIN (See Figure 2-7).




Figure 2-7. 2440TEST Execution After its Downloading through USB

HOW TO USE ARM DEBUGGER WITH ARM MULTI-ICE

If you have built 2440TEST program without any error, you can find 2440TEST.AXF in 2440TEST directory. The generated image file will be downloaded to SDRAM memory on the SMDK2440 by ARM debugger through MDS like a MULTI-ICE. Next, you can start to debug the downloaded image using the ADW (ARM Debugger for Windows).

If you didn't apply the patch for Multi-ICE v2.2, you must follow the below procedure. But, if you were applied the patch for Multi-ICE v2.2 which can download at <http://www.arm.com> without payment, you can very easily to use the MULTI-ICE. Because, you can setup the MULTI-ICE server program by "Auto-Configure" menu.

PREPARING AND CONFIGURING ARM MULTI-ICE

1. MULTI-ICE will be connected through JTAG port on the board. Connect all cables properly following its manual.
2. Start the ARM MULTI-ICE Server (Double click the MULTI-ICE Server icon).
3. Select Load Configuration from File menu and load 2440.CFG (See Figure 2-8).

File → Load Configuration

4. Contents of 2440.CFG are as follows:

[TITLE]

S3C2440/S3C2440 TAP Configuration

[TAP 0]

ARM920T

[Timing]

Adaptive=OFF

5. Select Start-up Options from Settings menu.

Settings → Start-up Options

6. Start-up Options dialog box is displayed (See Figure 2-9).

Now you can select Load Configuration from Start-up Configuration and browse 2440.CFG

7. Start ARM Debugger using ARM debugger icon

Also, you can start the debugger at DOS command window by typing adw 2440TEST.AXF.

If you use ARM MULTI-ICE for the first time, you have to add Multi-ICE.DLL to ADW.

8. When ARM Debugger is started, it will load the image code to the Armulator (The Armulator is software emulator for ARM920T CPU).




Figure 2-8. Load Configuration




Figure 2-9. Start-up Configuration

CONFIGURING ARM DEBUGGER FOR ARM MULTI-ICE

In order to access a remote target, you should configure ARM Debugger for Windows (ADW) or ARM Extended Debugger(AxD). There are two kinds of ADW: one for Software Development Toolkit (SDT) and the other for ARM Developer Suit (ADS). These two kinds of ADW are basically same except some trivial differences. The below explanation will be described with AxD of ARM Developer Suit (ADS).

The MULTI-ICE interface unit must also be configured for the ARM core in the target system. The ARM920T core is contained in the S3C2440A on the SMDK2440 board.

To configure AxD Debugger using the MULTI-ICE interface, follow the steps:

1. Select Configure Debugger from the Options menu.

Options -> Configure Target

2. Debugger Configuration dialog box is displayed (See Figure 2-10).

If there is no Multi-ICE in the target environment, then you have to select Add button and Multi-ICE.DLL.

- ARMulator: lets you execute the ARM program without any physical ARM hardware by simulating ARM instructions in software.
- Multi-ICE: connects the AxD Debugger directly to the target board or to a MULTI-ICE unit attached to the target.

3. Select Multi-ICE from Target environment, and click the Configure button.

4. Configure ARM Multi-ICE dialog box (See Figure 2-11).

- Connect page: select your host and MULTI-ICE communication target configuration.
- Processor Settings page: set the cache clean code address.

5. Select Advanced from Debugger Configuration dialog box (See Figure 2-12) and configure it.

- Endian: little (If the big endian is used, Endian: big has to be selected.)

6. If you click the OK button on Debugger Configuration dialog box, the debugger will be restarted. The restarting dialog box is displayed and numbers are rapidly changing, indicating that it is reading and writing to the target. This means that the executable image file is downloaded to the SDRAM code area.

This configuration is initially done and the setting is saved, which relieves the user of repeating another configuration next time.




Figure 2-10. Debugger Configuration: Target Page




Figure 2-11. ARM Multi-ICE: Connect Page and Processor Settings Page




Figure 2-12. Debugger Configuration: Advanced Page

EXECUTING 2440TEST.AXF USING ARM MULTICE

1. Initialize internal variables of the debugger. After a downloading, several windows are displayed, such as Execution window, Console window, and Command window. In Command window, you should initialize the internal variables of the debugger, "\$semihosting_enabled" and "\$vector_catch", by entering the following command:

```
swat $vector_catch 0x00
swat $semihosting_enabled 0x00      ;To use all H/W break points
swat psr %IFt_SVC                 ;To disable all interrupts
com swat psr %IF_SVC32
```

Or, you can initialize these variables as follows:

First, create a text file named "2440norom.ini", which includes the commands described above. Then, enter the following command in the Command window (See Figure 2-13):

```
obey C:\WORK\2440\2440norom\2440norom.ini
```

For more information about these steps, refer to the reference document released by ARM.





Figure 2-13. ARM Extended Debugger Window (AxD): Command Window

2. Set breakpoint at Main in 2440TEST.c as follows:
break Main
3. Execute the program by clicking Execute menu→Go. The program execution will stop at Main().
4. Now, the downloaded image file will run on SDRAM area. 2440TEST program running status can be monitored on the DNW.

MULTI-ICE CHECKPOINTS

1. Error messages

Refer to Error Messages of the Multi-ICE user's guide. If you cannot solve the problem by using the instructions in the user's guide, then apply the 'Force 4-bit access" option.



2. Multi-ICE current consumption problem

Multi-ICE draws the Multi-ICE operating current from a target board. The current is about 130mA at 3.3V. If the target board cannot supply the 130mA, an external power supply must be used for supplying the current to Multi-ICE.

3. nTRST, TMS, TCK and TDI pin connections

TMS, TCK and TDI pin must be pulled-up with 10K registers. If the Multi-ICE is not used when development is completed, nTRST must be 'L' level at least during the reset.

EXECUTING 2440TEST.AXF USING ARM REALVIEW ICE (RVI)

1. Initialize internal variables of the debugger. After a downloading, several pane are displayed, such as Register Pane, Call Stack Pane, Watch Pane, Memory Pane and Output Pane. In cmd tab of Output pane, you should initialize the internal variables of the debugger, "@ SEMIHOST_ENABLED" and " SEMIHOST_VECTOR ", by entering the following command:

```
setreg @SEMIHOST_VECTOR=0x0  
setreg @SEMIHOST_ENABLED= 0x0      ;To use all H/W break points  
setreg @CPSR=0xd3                 ;To disable all interrupts
```


Or, you can initialize these variables as follows:

First, create a text file named "2440norom-rv.inc", which includes the select with window environment. More detail inform, you can get the RealView Debugger Manual by ARM.

1. Select "Include Commands from File..." from the Debug menu.
Debug -> Include Commands from File...
2. Select "2440norom-rv.inc" file from the file open dialog box.

For more information about these steps, refer to the reference document released by ARM.

HOW TO USE REALVIEW DEBUGGER (RVD) WITH REALVIEW ICE(RVI)



To connect to your target hardware using a RealView ICE interface unit, you use the same RealView Debugger features that you use for any other target. You must ensure that you use the RealView ICE target vehicle. To do so, use the nodes in the Connection Control window that are descendants of the ARM-ARM-NW target vehicle node, as shown as following.

When connecting, you might see the error shown as following. This error appears when the software detects that there is already a connection to the target. This might be because someone else is connected to the target, or it might be because a connection has been left open by software that exited incorrectly.

CONFIGURING REALVIEW DEBUGGER FOR REALVIEW ICE

To debug the target board with RealView ICE(RVI), you should configure RealView Debugger(RVD). As RealView ICE should be connected through JTAG port on the board and switched on.


To configure RealView Debugger(RVD) for RealView ICE interface, follow the steps:

1. Turn on the power (Target Board)


Ensure that the target is correctly connected and powered, then turn on the power to RVI. This will take approximately 30 seconds. You can tell this has completed as one of the LEDs beside the JTAG connector will come on (after first flashing, and then switching off for a short time). You must wait for this to complete.

2. Launch RVD and access the Connection Control Window

Select File -> Connection -> Connect to Target to launch the Connection Control windows.




Click on the cross to the left of the **ARM-ARM-NW** entry to display the **RealView ICE** branch.



3. Create a new JTAG configuration file

Click on the cross to expand the **RealView ICE** branch.

A *List Selection* dialogue will appear:





Select *Configure Device Information...* and click OK.

4. Configure the RealView ICE interface unit


The *RVConfig* dialogue should now be visible. Locate the RVI unit on the network by using the *Browse* button.

A Connecting over a TCP/IP network


Click on the *Browse* button. The TCP/IP Browse dialog appears, and your computer starts scanning the TCP/IP network for available RealView ICE units, adding them to the dialog as it finds them.



- B When you have chosen the RealView ICE unit that you want to use, click **Connect**. A connection is established to the unit.



After connection, you can see the following screen.





Click the *Connect* and then click *Auto Configure Scan-Chain*

Now RVI should connect to your target board: -- Generally Device with ARM cores. Now, the RealView Debugger cannot recognize the Samsung ID code. So, you must add the new device by handcraft.


Click *Remove Device*, and *Add Device* button.

Now you can select the ARM core by handcraft for your target.





1. Configuring Device




Enter the value **0x33FFFF00** in the Code Sequence Code Address Item.

Enter the value **0x000000FF** in the Code Sequence Code Size Item.


Select File -> Save before file -> Exit.

Now, save the current configuration and close the configuration dialogue.




1. Connect to the target

Return to the RVD *Connection Control* window and expand the *RealView ICE* branch, then connect to the target:
Click **ARM920T_0** item.



2. Confirm the connection

Now, your RVD, RVI, Target board connection were completed and you can see the following figure :



HOW TO USE ARM DEBUGGER WITH OPENICE32-A900

Followings explain how to download the compiled image to SDRAM memory on the SMDK2440 by ARM debugger through OPENice32-A900, an emulator for ARM processor.

CONFIGURING ARM DEBUGGER FOR OPENICE32-A900

To debug the target board with OPENice32-A900, you should configure ARM Debugger for Windows (ADW) or ARM Extended Debugger (AxD). As MULTI-ICE, OPENice32-A900 should be connected through JTAG port on the board and switched on.

To configure ARM Debugger for OPENice32-A900 interface, follow the steps:

1. Select Configure Debugger from the Options menu.
Options -> Configure Target
2. Debugger Configuration dialog box is displayed (See Figure 2-14). If there is no OPENice32-A900 in the target environment box, then you have to click on the Add button and select OPENice32-A900.DLL.
 - ARMulator: lets you execute the ARM program without any physical emulator by simulating ARM instructions in software.
 - OPENice32-A900: connects the ARM debugger to OPENice32-A900 attached to the target board.
3. Select OPENice32-A900 from the Target environment box, and click the Configure button.




Figure 2-14. Debugger Configuration: Target Page

4. ConfigureOPENice32-A900 dialog box (See Figure 2-15, 2-16).

- Remote page: select the connection to OPENICE32-A900.




Figure 2-15. OPENice32-A900 Configuration: Communication Setting Page

- Debugger page : set the Endian and decide where initializes S3C2440A without any boot ROM.
Endian: little (If the big endian is used, Endian: big has to be selected.).
It should be matched with the option that you set in the compiler.
- To init SMU: If you want to initialize S3C2440A on the board without any boot ROM, check it and set SMU in the SMU page, (Don't check it in this application.)
- Flash download: If image file will be downloaded to a flash device, check it and set options in the Flash config page. (Don't check it in this application.)




Figure 2-16. OPENice32-A900 Configuration: Endian and SMU Setting Page

- SMU page: set SMU of S3C2440A. Select SMDK2440 or S3C2440A from the device name and modify the values.(No need to set it in this application). SMU of S3C2440 is the same as S3C2410. So, if you cannot find S3C2440 from the device name, then you may select SMU of S3C2410 instead of S3C2440.




Figure 2-17. OPENice32-A900 Configuration: SMU Setting Page

- Flash Config page: set options for Flash download. (No need to set it in this application).



Figure 2-18. OPENice32-A900 Configuration: Flash Configuration Setting Page

5. If you click the OK button on Choose Target dialog box (See Figure 2-19), the debugger will be restarted. The restarting dialog box is displayed and numbers are rapidly changing, indicating that it is reading and writing to the target. This means that the executable image file is downloaded to the SDRAM code area.




Figure 2-19. Debugger Configuration: Choose Target

This configuration is initially done and the setting is saved, which relieves the user of repeating another configuration next time.

EXECUTING 2440TEST.AXF USING OPENICE32-A900

1. Select Load Image from the File menu and select the compiled image (2440TEST.AXF). Then it will be downloaded to the SDRAM on the board.
2. Execute the program by select Go from the Execute menu.
3. Now, the downloaded image file will run on SDRAM area. 2440TEST program running status can be monitored on the AXD.




Figure 2-20. ARM Extended Debugger (AxD): After Downloading

DEBUGGING DOWNLOADED IMAGE IN1 ADW OR AXD

Stepping Through Program

To step through the program execution flow, you can select one of the following three options:

- Step: advances the program to the next line of code that is displayed in the execution window.
- Step Into: advances the program to the next line of code that follows all function calls. If the code is in a called function, the function source is displayed in the Execution window and the current code.
- Step Out: advances the program from the current function to the point from which it was called immediately after the function call. The appropriate line of code is displayed in the Execution window.

Setting Breakpoint

A breakpoint is the point you set in the program code where the ARM debugger will halt the program operation. When you set a breakpoint, it appears as a red marker on the left side of the window.

To set a simple breakpoint on a line of code, follow these steps:

1. Double-click the line where you want to place a break, or choose Toggle Breakpoint from the Execute menu. The Set or Edit Breakpoint dialog box is displayed.
2. Set the count to the required value or expression (The program stops only when this expression is correct).

To set a breakpoint on a line of code within a particular program function:

1. Display a list of function names by selecting Function Names from View menu.
2. Double-click the function name you want to open. A new source window is displayed containing the function source.
3. Double-click the line where the breakpoint is to be placed, or choose Toggle Breakpoint from the Execute menu. The Set or Edit Breakpoint dialog box appears.
4. Set the count to the required value or expression (The program stops only when this expression is correct).

Setting Watch Point

A watch point halts a program when a specified register or a variable, which is set to a specific number, is about to be changed.

To set a watch point, follow these steps:

1. Display a list of registers, variables, and memory locations you want to watch by selecting the Registers, Variables, and Memory options from the View menu.
2. Click the register, variable, or memory area in which you want to set the watch point. Then, choose Set or Edit Watchpoint from the Execute menu.
3. Enter a Target Value in the Set or Edit Watchpoint dialog box. Program operation will stop when the variable reaches the specified target value.

VIEWING VARIABLES, REGISTERS, AND MEMORY

You can view and edit the value of variables, registers, and memory by choosing the related heading from the View menu:

- Variables: for global and local variables.
- Registers: for the current mode and for each of the six register view modes.
- Memory: for the memory area defined by the address you enter.


DISPLAYING CODE INTERLEAVED WITH DISASSEMBLY

If you want to display the source code interleaved with disassembly, choose Toggle Interleaving on the Options menu. This command toggles between Displaying Source Only and Displaying Source Interleaved with Disassembly. When the source code is shown interleaved with disassembly, machine instructions appear in a lighter gray color.

For additional information about ARM Debugger, refer to the reference document released by ARM.

DEBUGGING DOWNLOADED IMAGE IN REALVIEW DEBUGGER(RVD)

Select File Load Image... from the Code window main menu to load an image to a processor for execution. This displays the Load File to Target dialog box shown as following



This dialog box contains controls to configure the way the image is loaded for execution:

Symbols Only

By default, any object file loaded from this dialog box also loads the symbols. If you want to load only the symbols then select this check box, for example when you are working with ROM images.

If the program was initially compiled without a symbol table then you must recompile the program before loading only the symbols.

Replace Existing File(s)

By default, loading a new image overwrites any image currently loaded to the target.

If you are working with multiple applications, use this check box to carry out separate loads of associated modules such as an RTOS and associated applications.

Target Name:

Use this field to enter the target name, where supported.

A name entered here is then used as the argument to a LOAD command (see Specifying the load instruction).

Arguments:

Use this field to enter a space-separated list of arguments to the image.

Entries in this field create an arguments list used with the LOAD command (see Specifying the load instruction).

PC

When you load an image to the debug target you can optionally set the Program Counter (PC):

Auto-Set PC

Selected by default, this control defines the location of the PC when you load an image. RealView Debugger tracks the state of the other check boxes on this dialog box and sets the PC at the normal entry point, if you select the check box Replace Existing File(s).

Unselect the Auto-Set PC check box to have control over the PC when you load an image.

Set PC to Entry point

Where selected, RealView Debugger sets the PC at the start address specified in the object module. This is the default if you select both:

Auto-Set PC**Replace Existing File(s).**

Unselect the Set PC to Entry point check box to prevent the load command setting the PC.

If you have started RealView Debugger and are connected to a debug target, you can load an image for execution from the Process Control pane:

1. Select *View -> Pane Views -> Process Control Pane* from the default Code window main menu to display the Process Control pane.
2. Whilst there is no image loaded, the pane only shows details about the debug target processor and the current location of the PC.
3. Right-click on the top line, the Process entry, to display the Process context menu.
4. Whilst there is no image loaded, you can also display this menu from the Image entry.
5. Select *Load Image...* to display the Load File to Target dialog box.
6. Complete the entries in the dialog box, described in Using the Load File to Target dialog box, to load the required image.

EXECUTING 2440TEST.AXF USING REALVIEW ICE(RVI)

1. Select Load Image from the File menu and select the compiled image (2440TEST.AXF). Then it will be downloaded to the SDRAM on the board.
2. Execute the program by select Go from the Execute menu.
3. Now, the downloaded image file will run on SDRAM area. 2440TEST program running status can be monitored on the RealView Debugger (RVD)




Figure 2-21. RealView Debugger (RVD): After Downloading

SWITCHING DEVELOPMENT TOOLKIT

USB boot code (U2440mon.c) and test code (2440test.c) can be executed in the SDT or ADS by changing the option in OPTION.H and Makefile. In other words, boot and test code can be translated from ADS to SDT and vice versa by changing option in the following table.

Table 2-1. Toolkit Switching Options

	ADS	SDT
Makefile	fromelf -nodebug -bin -output \$(PRJ).bin \$(PRJ).elf	fromelf -nodebug -nozeropad \$(PRJ).elf -bin \$(PRJ).bin
OPTION.H	#define ADS10 TRUE	#define ADS10 FALSE

TRANSLATING CODE FROM ADS INTO SDT

U2440MON and 2440TEST codes were optimized for ADS 1.0. In other words, these codes were compiled and linked by the ADS 1.0. So, these codes should be modified to work on the SDT.

If you want to compile our codes with the SDT, then you have to change the definition of ADS1.0 in OPTION.H from 'TRUE' to 'FALSE' and the option in makefile from 'fromelf -nodebug -bin -output \$(PRJ).bin \$(PRJ).elf' to 'fromelf -nodebug -nozeropad \$(PRJ).elf -bin \$(PRJ).bin' option.

TRANSLATING CODE FROM SDT INTO ADS

First function `__rt_lib_init()` is applied to the main code. And then old Makefile for SDT is changed to a new one for ADS.

If you have used SDT 2.50, it is recommended that you should read related documents (ADS, Getting Started, and ARM DUI0064A) about the difference between SDT 2.50 and ADS 1.0.

REMOVED OR CHANGED ITEMS FROM MAKEFILE FOR SDT 2.50

1. ARMLINK option
 - first: the path of an object file is not needed.
2. ARMASM option
 - cpu: should be changed as -cpu ARM920T
 - apcs: should be changed to -apcs /noswst
3. Compiler option
 - fc : should be removed.
 - zpz0 : should be removed. This is not needed any more.
 - apcs : should be changed to -apcs /noswst
 - processor : should be removed.
 - arch : should be removed.
 - cpu : should be added as -cpu ARM920T
4. fromelf.exe
 - nozeropad: should be removed. This is not needed any more.
 - output : command line style should be changed using -output option as follows:
`fromelf -nodebug -bin -output $(BIN)\$(PRJ).bin $(BIN)\$(PRJ).AXF`

OTHER ITEMS SHOULD BE CHANGED FOR ADS 1.0

1. Ammake.exe

The armmake.exe is not supplied with ADS 1.0. So, you have to use your own Make utility.
(nmake.exe, make.exe, pmake.exe, or armmake.exe in SDT 2.50).

2. Embedded library

There is no separate embedded library in ADS 1.0. All the library in ADS 1.0 is made for embedded applications.
But, the library must be initialized using `__rt_lib_init()` function. If you do not use `__rt_lib_init()`, the C library does not work well.

3. There is no tasm.exe. The tasm.exe is merged into armasm.exe.

EXAMPLE OF MAKEFILE FOR ADS 1.0

This is a sample makefile on ADS 1.0.

File Definition

PRJ = 2440test

INIT= 2440init

AM1 = 2440slib

AM2 = 2440swis

CM1 = 2440lib

CM2 = mmu

CM3 = 2440iis

CM4 = timer

CM5 = 2440RTC

CM6 = 2440IIC

CM38 = spi

CM39 = strata32

Destination path Definition

OBJ=.obj

ERR=.err

ARM tool Definition

ARMLINK = armlink

ARMASM = armasm

ARMCC = armcc

Option Definition

LFLAGS = -ro-base 0x30000000 -elf -map -xref \
-list list.txt -first \$(INIT).o\$(Init)

AFLAGS = -li -apcs /noswst -cpu ARM920T

CFLAGS = -c -g+ -li -apcs /noswst -cpu ARM920T

Object combine Definition

OBJS = \$(OBJ)\\$(INIT).o \$(OBJ)\\$(AM1).o \$(OBJ)\\$(AM2).o \$(OBJ)\\$(PRJ).o \
\$(OBJ)\\$(CM1).o \$(OBJ)\\$(CM2).o \$(OBJ)\\$(CM3).o \$(OBJ)\\$(CM4).o \
\$(OBJ)\\$(CM5).o \$(OBJ)\\$(CM6).o \$(OBJ)\\$(CM7).o \$(OBJ)\\$(CM8).o \
\$(OBJ)\\$(CM9).o \$(OBJ)\\$(CM10).o \$(OBJ)\\$(CM11).o \$(OBJ)\\$(CM12).o \
\$(OBJ)\\$(CM13).o \$(OBJ)\\$(CM14).o \$(OBJ)\\$(CM15).o \$(OBJ)\\$(CM16).o \
\$(OBJ)\\$(CM17).o \$(OBJ)\\$(CM18).o \$(OBJ)\\$(CM19).o \$(OBJ)\\$(CM20).o \
\$(OBJ)\\$(CM21).o \$(OBJ)\\$(CM22).o \$(OBJ)\\$(CM23).o \$(OBJ)\\$(CM24).o \
\$(OBJ)\\$(CM25).o \$(OBJ)\\$(CM26).o \$(OBJ)\\$(CM27).o \$(OBJ)\\$(CM28).o \
\$(OBJ)\\$(CM29).o \$(OBJ)\\$(CM30).o \$(OBJ)\\$(CM31).o \$(OBJ)\\$(CM32).o \
\$(OBJ)\\$(CM33).o \$(OBJ)\\$(CM34).o \$(OBJ)\\$(CM35).o \$(OBJ)\\$(CM36).o \
\$(OBJ)\\$(CM37).o \$(OBJ)\\$(CM38).o \$(OBJ)\\$(CM39).o

```
all: $(PRJ).axf

clean:
    del $(OBJ)\*.o
$(PRJ).axf: $(OBJS)
    del $(PRJ).bin
    del $(PRJ).axf
    $(ARMLINK) $(LFLAGS) -o $(PRJ).axf $(OBJS)
    fromelf -nodebug -bin -output $(PRJ).bin $(PRJ).axf

#For SDT2.5 fromelf -nodebug -nozeropad $(PRJ).elf -bin $(PRJ).bin
#For ADS1.0 fromelf -nodebug -bin -output $(PRJ).bin $(PRJ).elf

$(OBJ)\$(PRJ).o: $(PRJ).c 2440addr.h 2440lib.h makefile
    del $(OBJ)\$(PRJ).o
    del $(ERR)\$(PRJ).err
    $(ARMCC) $(CFLAGS) $(PRJ).c -o $(OBJ)\$(PRJ).o -Errors $(ERR)\$(PRJ).err

$(OBJ)\$(CM27).o: $(CM27).c 2440addr.h 2440lib.h makefile
    del $(OBJ)\$(CM27).o
    del $(ERR)\$(CM27).err
    $(ARMCC) $(CFLAGS) $(CM27).c -o $(OBJ)\$(CM27).o -Errors $(ERR)\$(CM27).err

$(OBJ)\$(CM28).o: $(CM28).c 2440addr.h 2440lib.h makefile
    del $(OBJ)\$(CM28).o
    del $(ERR)\$(CM28).err
    $(ARMCC) $(CFLAGS) $(CM28).c -o $(OBJ)\$(CM28).o -Errors $(ERR)\$(CM28).err

$(OBJ)\$(CM29).o: $(CM29).c 2440addr.h 2440lib.h makefile
    del $(OBJ)\$(CM29).o
    del $(ERR)\$(CM29).err
    $(ARMCC) $(CFLAGS) $(CM29).c -o $(OBJ)\$(CM29).o -Errors $(ERR)\$(CM29).err
```

3 PROGRAMMING FLASH MEMORIES

PROGRAMMING NAND FLASH MEMORY

The SMDK2440 supports NAND flash control interface. There are only one methods to write images to NAND flash memory:

- Write image files to NAND flash memory with write-program.

NAND FLASH WRITE WITH WRITE-PROGRAM

The target image must be downloaded in SDRAM before executing write-program.

To download and write a target image from the host to SDRAM through USB interface, follow the steps:

1. Run the DNW utility program (See Figure 3-1).




Figure 3-1. DNW Window to Download

2. Select Serial Port on the system menu of DNW and click Connect to open the serial port (See Figure 3-2, 3).



Figure 3-2. DNW Window (to Connect Serial Port)




Figure 3-3. DNW Window (after Open Baud-rate is Printed on Title Bar)

3. Connect the serial and USB cable from the host PC to SMDK2440 system and turn on the power of SMDK2440 board (See Figure 3-4).

NOTES:

1. Jumper J1-B, J2-B, J3-B, J4-B must be 'H', 'L', 'L' and 'H' for AMD NOR Booting.
2. SMDK2440 must run monitor program that is provided by SAMSUNG.




Figure 3-4. DNW Window (after Turning on the SMDK2440)

4. To see the additional menu, press any key on the DNW window (See Figure 3-5).




Figure 3-5. DNW Window to Download

5. For downloading a target image, select Download Only item on the DNW window (See Figure 3-6).
 6. Write the address to download and press enter key (See Figure 3-6).

NOTE: The target image must be located on 0x30100000 address.




Figure 3-6. DNW Window (to Select Target Image)

7. Select USB Port on the system menu of the DNW and click Transmit to download a target image (See Figure 3-7).




Figure 3-7. DNW Window (for USB Downloading)

8. Select a target image on file open dialog box (See Figure 3-8).




Figure 3-8. DNW Window (File Open Dialog Box)

9. For downloading 2440test program, select Download & Run item on the DNW window and download 2440test program like step 7 (See Figure 3-9).




Figure 3-9. DNW Window (File Open Dialog Box)




Figure 3-10. DNW Window (2440test Program)

10. Write '5' and press enter key on the DNW window (See Figure 3-10).
11. Select Nand flash type (See Figure 3-10).
12. Write '4' and press enter key on the DNW window (See Figure 3-10).
13. Write the target block number that is the start block to write and press enter key on the DNW window (See Figure 3-11).
14. Write total byte size of the target image, it should be aligned 0x4000 (one block size) bytes (See Figure 3-11).

NOTE: 2440test program supports normal NAND flash type (K9S1208: SmartMedia card, SAMSUNG) and advanced NAND flash type (K9K2G16: SAMSUNG). To write another type of device, it is required to modify the source codes NAND.C(normal K9S1208) or K9K2G16.C(advanced K9K2G16).




Figure 3-11. DNW Window (NAND Flash Write Program)

15. To check the contents of NAND flash, select Page read function (See Figure 3-11).

AUTO BOOTING THROUGH NAND FLASH

The S3C2440 supports auto booting operation with NAND flash memory.

Before power on the SMDK2440 system, it must have SmartMedia card with boot-loader and OS image.

NOTES:

1. Jumper J1-B, J2-B, J3-B, J4-B must be 'L', 'L', 'L' and 'L' for NAND Booting.
2. 2440test program and boot-loader, which is supplied by SAMSUNG, support normal NAND flash type (K9S120: SmartMedia card, SAMSUNG) and advanced NAND flash type (K9K2G16: SAMSUNG). To write another type of device, it is required to modify the source codes NAND.C(normal K9S1208) or K9K2G16.C(advanced K9K2G16).

BOOTING NAND FLASH

To make NAND flash memory for auto booting, follow the steps:

1. Program the boot-loader image to the block 0 of NAND flash memory.
2. Program the OS image to the other blocks of NAND flash memory. The OS image must be located block 1 to the rest blocks.

NAND FLASH ECC (ERROR CHECKING AND CORRECTION)

The S3C2440A supports ECC algorithm, which is based on XOR calculation, for error checking and correction.

1. Example of one byte ECC (find error bit)

Old

D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	0	0	0	0

Old ECC code

P3	NP3	P2	NP2	P1	NP1
1	0	1	0	1	0

New

D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	0	0	0	0	0

New ECC code

P4	NP3	P2	NP2	P1	NP1
0	0	0	0	1	1

Old ECC ^ New ECC

$$P3 = [7] \wedge [6] \wedge [5] \wedge [4]$$

$$P2 = [7] \wedge [6] \wedge [3] \wedge [2]$$

$$P1 = [7] \wedge [5] \wedge [3] \wedge [1]$$

$$NP3 = [3] \wedge [2] \wedge [1] \wedge [0]$$

$$NP2 = [5] \wedge [4] \wedge [1] \wedge [0]$$

$$NP1 = [6] \wedge [4] \wedge [2] \wedge [0]$$

	P3	NP3	P2	NP2	P1	NP1
Old	1	0	1	0	1	0
New	0	0	0	0	1	1
(Old ECC) ^ (New ECC)	1	0	1	0	0	1
Error code	1		1		0	
Result				Bit 6		

NOTES:

- [n] means bit [n] (or Dn).
- The '10b' value of 'Old ECC ^ New ECC' corresponds to '1b' Error code and '01b' corresponds to '0b'.

2. Example of n byte ECC

	D7	D6	D5	D4	D3	D2	D1	D0
0th byte	[7]0	[6]0	[5]0	[4]0	[3]0	[2]0	[1]0	[0]0
1st byte	[7]1	[6]1	[5]1	[4]1	[3]1	[2]1	[1]1	[0]1
2nd byte	[7]2	[6]2	[5]2	[4]2	[3]2	[2]2	[1]2	[0]2
3rd byte	[7]3	[6]3	[5]3	[4]3	[3]3	[2]3	[1]3	[0]3
...
509th byte	[7]509	[6]509	[5]509	[4]509	[3]509	[2]509	[1]509	[0]509
510th byte	[7]510	[6]510	[5]510	[4]510	[3]510	[2]510	[1]510	[0]510
511th byte	[7]511	[6]511	[5]511	[4]511	[3]511	[2]511	[1]511	[0]511

— Column parity (CPn)

CP3 = [7]0^ [7]1^ [7]2^ [7]3^ ... ^[7]509^ [7]510^ [7]511 ^ [6]0^ [6]1^ [6]2^ [6]3^ ... ^[6]509^ [6]510^ [6]511 ^ [5]0^ [5]1^ [5]2^ [5]3^ ... ^[5]509^ [5]510^ [5]511 ^ [4]0^ [4]1^ [4]2^ [4]3^ ... ^[4]509^ [4]510^ [4]511	NCP3 = [3]0^ [3]1^ [3]2^ [3]3^ ... ^[3]509^ [3]510^ [3]511 ^ [2]0^ [2]1^ [2]2^ [2]3^ ... ^[2]509^ [2]510^ [2]511 ^ [1]0^ [1]1^ [1]2^ [1]3^ ... ^[1]509^ [1]510^ [1]511 ^ [0]0^ [0]1^ [0]2^ [0]3^ ... ^[0]509^ [0]510^ [0]511
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

CP2 = [7]0^ [7]1^ [7]2^ [7]3^ ... ^[7]509^ [7]510^ [7]511 ^ [6]0^ [6]1^ [6]2^ [6]3^ ... ^[6]509^ [6]510^ [6]511 ^ [5]0^ [5]1^ [5]2^ [5]3^ ... ^[5]509^ [5]510^ [5]511 ^ [4]0^ [4]1^ [4]2^ [4]3^ ... ^[4]509^ [4]510^ [4]511	NCP2 = [5]0^ [5]1^ [5]2^ [5]3^ ... ^[5]509^ [5]510^ [5]511 ^ [4]0^ [4]1^ [4]2^ [4]3^ ... ^[4]509^ [4]510^ [4]511 ^ [3]0^ [3]1^ [3]2^ [3]3^ ... ^[3]509^ [3]510^ [3]511 ^ [2]0^ [2]1^ [2]2^ [2]3^ ... ^[2]509^ [2]510^ [2]511
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

CP1 = [7]0^ [7]1^ [7]2^ [7]3^ ... ^[7]509^ [7]510^ [7]511 ^ [6]0^ [6]1^ [6]2^ [6]3^ ... ^[6]509^ [6]510^ [6]511 ^ [5]0^ [5]1^ [5]2^ [5]3^ ... ^[5]509^ [5]510^ [5]511 ^ [4]0^ [4]1^ [4]2^ [4]3^ ... ^[4]509^ [4]510^ [4]511	NCP1 = [6]0^ [6]1^ [6]2^ [6]3^ ... ^[6]509^ [6]510^ [6]511 ^ [5]0^ [5]1^ [5]2^ [5]3^ ... ^[5]509^ [5]510^ [5]511 ^ [4]0^ [4]1^ [4]2^ [4]3^ ... ^[4]509^ [4]510^ [4]511 ^ [3]0^ [3]1^ [3]2^ [3]3^ ... ^[3]509^ [3]510^ [3]511 ^ [2]0^ [2]1^ [2]2^ [2]3^ ... ^[2]509^ [2]510^ [2]511 ^ [1]0^ [1]1^ [1]2^ [1]3^ ... ^[1]509^ [1]510^ [1]511 ^ [0]0^ [0]1^ [0]2^ [0]3^ ... ^[0]509^ [0]510^ [0]511
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

— Row parity (RPn)

RP9 = [7]511^ [6]511^ [5]511^ [4]511^ [3]511^ [2]511^ [1]511^ [0]511 ^... ^ [7]384^ [6]384^ [5]384^ [4]384^ [3]384^ [2]384^ [1]384^ [0]384 ^ [7]383^ [6]383^ [5]383^ [4]383^ [3]383^ [2]383^ [1]383^ [0]383 ^... ^ [7]256^ [6]256^ [5]256^ [4]256^ [3]256^ [2]256^ [1]256^ [0]256	NRP9 = [7]255^ [6]255^ [5]255^ [4]255^ [3]255^ [2]255^ [1]255^ [0]255 ^... ^ [7]128^ [6]128^ [5]128^ [4]128^ [3]128^ [2]128^ [1]128^ [0]128 ^ [7]127^ [6]127^ [5]127^ [4]127^ [3]127^ [2]127^ [1]127^ [0]127 ^... ^ [7]0^ [6]0^ [5]0^ [4]0^ [3]0^ [2]0^ [1]0^ [0]0
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

RP8 = [7]511^ [6]511^ [5]511^ [4]511^ [3]511^ [2]511^ [1]511^ [0]511 ^... ^ [7]384^ [6]384^ [5]384^ [4]384^ [3]384^ [2]384^ [1]384^ [0]384 [7]255^ [6]255^ [5]255^ [4]255^ [3]255^ [2]255^ [1]255^ [0]255 ^... ^ [7]128^ [6]128^ [5]128^ [4]128^ [3]128^ [2]128^ [1]128^ [0]128	NRP8 = [7]383^ [6]383^ [5]383^ [4]383^ [3]383^ [2]383^ [1]383^ [0]383 ^... ^ [7]256^ [6]256^ [5]256^ [4]256^ [3]256^ [2]256^ [1]256^ [0]256 ^ [7]127^ [6]127^ [5]127^ [4]127^ [3]127^ [2]127^ [1]127^ [0]127 ^... ^ [7]0^ [6]0^ [5]0^ [4]0^ [3]0^ [2]0^ [1]0^ [0]0
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

...

RP1 = [7]511^ [6]511^ [5]511^ [4]511^ [3]511^ [2]511^ [1]511^ [0]511 ^ [7]509^ [6]509^ [5]509^ [4]509^ [3]509^ [2]509^ [1]509^ [0]509 ^ [7]507^ [6]507^ [5]507^ [4]507^ [3]507^ [2]507^ [1]507^ [0]507 ^... ^ [7]1^ [6]1^ [5]1^ [4]1^ [3]1^ [2]1^ [1]1^ [0]1	NRP1 = [7]510^ [6]510^ [5]510^ [4]510^ [3]510^ [2]510^ [1]510^ [0]510 ^ [7]508^ [6]508^ [5]508^ [4]508^ [3]508^ [2]508^ [1]508^ [0]508 ^ [7]506^ [6]506^ [5]506^ [4]506^ [3]506^ [2]506^ [1]506^ [0]506 ^... ^ [7]0^ [6]0^ [5]0^ [4]0^ [3]0^ [2]0^ [1]0^ [0]0
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

3. Example of 4 bytes ECC (find 1bit error in the 4 bytes)

— Old data

	D7	D6	D5	D4	D3	D2	D1	D0
0th byte	0	0	0	0	0	0	0	0
1st byte	0	0	0	0	0	0	1	0
2nd byte	0	0	0	0	0	0	0	0
3rd byte	0	0	0	0	0	0	0	0

— New data

	D7	D6	D5	D4	D3	D2	D1	D0
0th byte	0	0	0	0	0	0	0	0
1st byte	0	0	1	0	0	0	1	0
2nd byte	0	0	0	0	0	0	0	0
3rd byte	0	0	0	0	0	0	0	0

— Column parity

	CP3	NCP3	CP2	NCP2	CP1	NCP1
Old data	0	1	0	1	1	0
New data	1	1	0	1	0	0
(Old ECC) ^ (New ECC)	1	0	0	0	1	0
Error code	1		0		1	
Result				5th bit		

— Row parity

	RP3	NRP3	RP2	NRP2
Old data	0	1	1	0
New data	0	0	0	0
(Old ECC) ^ (New ECC)	0	1	1	0
Error code	0		1	
Result			1st byte	

— Result: The 5th bit in the 1st byte is in error.


PROGRAMMING NOR FLASH MEMORY

The SMDK2440 supports NOR flash control interface. There are two types of NOR flash memories in SMDK2440: AMD and Intel STRATA flash memory. The actual methods:


- Write image files to AMD flash memory with UART.
- Write image files to AMD flash memory with Multi-ICE.
- Write image files to AMD flash memory with RealView ICE(RVI).
- Write image files to AMD flash memory with OPENice32-A900
- Write image files to Intel STRATA flash memory with UART.
- Write image files to Intel STRATA flash memory with Multi-ICE.
- Write image files to Intel STRATA flash memory with OPENice32-A900

WRITING IMAGE FILES TO AMD FLASH MEMORY WITH UART

1. Connect MULTI-ICE and execute “2440norom.ini” file.



2. Load the image file (2440TEST.axf) to execute.



3. Execute 2440TEST code with Go command.

```

123 // Hidden
124 #define MPPLL_SEL      (0)
125 #define PCLK_SEL        (2)
126
127
128
129
130 //-----
131
132
133 void Main(void)
134 {
135     int i;
136     unsigned int mppll_val;
137
138     Led_Display(0x1f);
139
140     // MMU init, I/O cache on.
141     MMU_Init();
142
143 #if ADS10
144     _ct_lib_init();           //For ADS 1.0
145 #endif
146
147     // Clock setting
148     ChangeClockDivider(12,12); // 1:2:4
149     ChangeMPPLLValue(346,13,0); // 203.2MHz
150     //ChangeMPPLLValue(98,1,1); // 192MHz
151     ChangeUPLLValue(0x38,2,2); // 48MHz
152
153     // Clock calculation only for display information
154     Calc_Clock();
155     UPDATE_REFRESH(Hclk);
156
157     // GPIO port init.
158     Port_Init();
159     // ISR init


```

For Help, press F1 Running Image Line 134, Col 0 Multi-ICE ARM920T_0 | 2440test.axd

4. Select " 6:Program Flash " on the DNW.

NOTE: If you want to download 2440TEST.bin without MULTI-ICE, then skip the 1, 2 & 3 steps above and download 2440TEST.bin using the DNW (See EXECUTE 2440TEST WITHOUT MULTI-ICE).

After download 2440TEST.bin with the DNW, then you can also see the figure below.



5. Select the type of memory as AM29LV800BB x1 (AMD Flash) by typing 'a'.
6. Select whether you download through UART or MULTI-ICE.
 - Type 'y' then you can download target files through UART. See the figure below.

The screenshot shows the DNW v0.50A software window. The title bar reads "DNW v0.50A [COM1,115200bps] [USB:OK]". The menu bar includes "Serial Port", "USB Port", "Configuration", and "Help". A sub-menu titled "[SMDK2440 Board Test Program Ver 0.0]" is open. The main window displays a list of test functions:

0:User Test	1:Manual Reg Set	2:PCMCIA test	3:Stepping stone
4:nWAIT test	5:Nand test	6:Program Flash	7:DMA test
8:Interrupt test	9:Cpu speed test	10:Power/Clk test	11:Lcd test
12:Camera test	13:SPI Test	14:IIC Test	15:RTC Test
16:IrDA Test	17:SD test	18:ADC test	19:ADC TS test
20:Timer test	21:IIS test	22:Uart Test	23:Clkdiv_Test

Below the function list, the text "Select the function to test : 6" is displayed. The next section is titled "[NOR Flash Memory Writer Ver 0.1]". It contains the following information:


The program buffer : 0x31000000 ~ 0x33FF0000
a : AM29LV800BB x1 b : 28F128J3A(16MB) x2
Select the type of a flash memory ? a
Do you want to download through UART0 From 0x31000000? [y/n] y

downloadAddress = 31000000
Download the plain binary file(.BHC) to be written
The file format : <n+6>(4)+(n)+CS(2)
To transmit .BIN file : wkocm2 xxx.BIN /1 /d:1
Download methods : COM:8Bit,NP,1STOP

STATUS :

7. Download target files with the DNW by selecting Transmit menu from Serial Port.

— Serial Port → Transmit



— Select and Download a target file.

The screenshot shows the DNW v0.50A software window. The title bar reads "DNW v0.50A [COM1,115200bps] [USB:OK]". The menu bar includes "Serial Port", "USB Port", "Configuration", and "Help". A sub-menu titled "Select the Function to test : 6" is open. The main text area displays the following command-line interface:

```
[ NOR Flash Memory Writer Ver 0.1 ]  
The program buffer : 0x31000000 ~ 0x33FF0000  
a : AM29LU800BB x1      b : 28F128J3A(16MB) x2  
Select the type of a flash memory ? a  
Do you want to download through UART0 from 0x31000000? [y/n] : y  
downloadAddress = 31000000  
Download the plain binary file(.BHC) to be written  
The file format : <n+6>(4)+(n)+CS(2)  
To transmit .BIN file : wkocm2 xxx.BIN /1 /d:1  
Download methods : COM:8Bit,NP,1STOP  
  
STATUS : #####  
Download O.K.  
[AM29F800 Writing Program]  
  
CAUTION: Check AM29LU800 BYTE#(47) pin is connected to VDD.  
  
Source size:0h~8a54h  
  
Available Target/Source Address:  
0x0, 0x4000, 0x6000, 0x8000, 0x10000, 0x20000, 0x30000, 0x40000,  
0x50000, 0x60000, 0x70000, 0x80000, 0x90000, 0xa0000, 0xb0000, 0xc0000,  
0xd0000, 0xe0000, 0xF0000  
Input source offset[ 0x0]:
```

8. Write input source offset and target offset and type 'y' repeatedly until the source size is reached.
The example below shows how to setting source offset and target offset. The size of target file is 0x8a54 bytes.
 - Write source offset '0x0' and write target address '0x0', and then type 'y'.

The screenshot shows the DNW v0.50A software interface. The window title is "DNW v0.50A [COM1,115200bps][USB:OK]". The menu bar includes "Serial Port", "USB Port", "Configuration", and "Help". The main text area displays the following log output:

```

Source size:0h~8a54h
Available Target/Source Address:
  0x0, 0x4000, 0x6000, 0x8000, 0x10000, 0x20000, 0x30000, 0x40000,
  0x50000, 0x60000, 0x70000, 0x80000, 0x90000, 0xa0000, 0xb0000, 0xc0000,
  0xd0000, 0xe0000, 0xF0000
Input source offset[0x0]:0x0
Input target address among above addresses[0x0]:0x0
source offset=0x0
target address=0x0
target block size=0x4000
[Check AM29LV800]
Manufacture ID= 1(0x0001), Device ID(0x225B)=225b

Erase the sector:0x0.
Sector Erase is started!

Start of the data writing.
0 1000 2000 3000
End of the data writing!!!

Verifying Start.
0 1000 2000 3000
Verifying End!!!
Do you want another programming without additional download? [y/n]
[AM29F800 Writing Program]

CAUTION: Check AM29LV800 BYTE#(47) pin is connected to VDD.

Source size:0h~8a54h
Available Target/Source Address:
  0x0, 0x4000, 0x6000, 0x8000, 0x10000, 0x20000, 0x30000, 0x40000,
  0x50000, 0x60000, 0x70000, 0x80000, 0x90000, 0xa0000, 0xb0000, 0xc0000,
  0xd0000, 0xe0000, 0xF0000
Input source offset[0x4000]:0x4000
Input target address among above addresses[0x4000]:0x4000
source offset=0x4000
target address=0x4000
target block size=0x2000
[Check AM29LV800]
Manufacture ID= 1(0x0001), Device ID(0x225B)=225b

```

— Write source offset ‘0x4000’ and write target address ‘0x4000’, and then type ‘y’.

- Write source offset ‘ 0x6000 ’ and write target address ‘ 0x6000 ’, and then type ‘y’.

The screenshot shows the DNW v0.50A software interface. The window title is "DNW v0.50A [COM1,115200bps] [USB:OK]". The menu bar includes "Serial Port", "USB Port", "Configuration", and "Help". The main text area displays the following log:

```
Verifying Start.  
0 1000  
Verifying End!!!  
Do you want another programming without additional download? [y/n]  
[AM29F800 Writing Program]  
CAUTION: Check AM29LU800 BYTER(47) pin is connected to VDD.  
Source size:0h~8a54h  
Available Target/Source Address:  
0x0, 0x4000, 0x6000, 0x8000, 0x10000, 0x20000, 0x30000, 0x40000,  
0x50000, 0x60000, 0x70000, 0x80000, 0x90000, 0xa0000, 0xb0000, 0xc0000,  
0xd0000, 0xe0000, 0xf0000  
Input source offset[0x6000]: 0x6000  
Input target address among above addresses[0x6000]: 0x6000  
source offset=0x6000  
target address=0x6000  
target block size=0x2000  
[Check AM29LU800]  
Manufacture ID= 1(0x0001), Device ID(0x225B)=225b  
Erase the sector:0x6000.  
Sector Erase is started!  
Start of the data writing.  
0 1000  
End of the data writing!!!  
Verifying Start.  
0 1000  
Verifying End!!!  
Do you want another programming without additional download? [y/n]  
[AM29F800 Writing Program]  
CAUTION: Check AM29LU800 BYTER(47) pin is connected to VDD.  
Source size:0h~8a54h  
Available Target/Source Address:  
0x0, 0x4000, 0x6000, 0x8000, 0x10000, 0x20000, 0x30000, 0x40000,  
0x50000, 0x60000, 0x70000, 0x80000, 0x90000, 0xa0000, 0xb0000, 0xc0000,  
0xd0000, 0xe0000, 0xf0000  
Input source offset[0x8000]:
```

- Write source offset ‘ 0x8000 ’ and write target address ‘ 0x8000 ’, and then type ‘ n ’.

The screenshot shows the DNW v0.50A software interface. The window title is "DNW v0.50A [COM1,115200bps][USB:OK]". The menu bar includes "Serial Port", "USB Port", "Configuration", and "Help". The main window displays the following text:

```

End of the data writing!!!
Verifying Start.
0 1000
Verifying End!!!
Do you want another programming without additional download? [y/n]
[AM29F800 Writing Program]

CAUTION: Check AM29LU800 BYTE#(47) pin is connected to VDD.

Source size:00~8a54h

Available Target/Source Address:
 0x0, 0x4000, 0x6000, 0x8000, 0x10000, 0x20000, 0x30000, 0x40000,
 0x50000, 0x60000, 0x70000, 0x80000, 0x90000, 0xa0000, 0xb0000, 0xc0000,
 0xd0000, 0xe0000, 0xf0000
Input source offset[0x8000] 0x8000
Input target address among above addresses[0x8000] 0x8000
source offset-0x8000
target address-0x8000
target block size-0x8000
[Check AM29LU800]
Manufacture ID= 1(0x0001), Device ID(0x225B)=225b

Erase the sector:0x8000.
Sector Erase is started!

Start of the data writing.
0 1000 2000 3000 4000 5000 6000 7000
End of the data writing!!!

Verifying Start.
0 1000 2000 3000 4000 5000 6000 7000
Verifying End!!!
Do you want another programming without additional download? [y/n]

```

Below the menu bar, there is a circular selection menu:


0:User Test	1:Manual Reg Set	2:PCNCIA test	3:Stepping stone
4:nWAIT test	5:Rand test	6:Program Flash	7:DMA test
8:Interrupt test	9:Cpu speed test	10:Power/Clk test	11:Lcd test
12:Camera test	13:SPI Test	14:IIC Test	15:RTC Test
16:IrDA Test	17:SD test	18:ADC test	19:ADC TS test
20:Timer test	21:IIS test	22:Uart Test	23:Clkdiv_Test

At the bottom, it says "Select the Function to test :".


9. Turn the SMDK2440 off and then on.

WRITING IMAGE FILES TO AMD FLASH MEMORY WITH MULTI-ICE


1. Connect MULTI-ICE and execute “2440norom.ini” file.




2. Load the image file (2440TEST.axf) to execute.




3. Select Load Memory from File... on the file menu of AXD.



- Get a target file to 0x31000000 in SMDK2440 Board.




4. Execute 2440TEST.axf file with GO command.



5. Select " 6: Program Flash" on the DNW.

NOTE: If you want to download 2440TEST.bin without MULTI-ICE, then skip the 1, 2 & 3 steps above and download 2440TEST.bin using the DNW (See EXECUTE 2440TEST WITHOUT MULTI-ICE).


After downloading 2440TEST.bin with the DNW, then you can also see the figure below.



6. Select the type of memory as AM29LV800BB (AMD) by typing 'a'.

7. Select whether you download through UART0 or MULTI-ICE.

— Type 'n' then you can see the figure below in the DNW.



8. Write input source offset and target offset and type 'y' repeatedly until the source size is reached.
See Writing the image file to AMD Flash memory with UART.

The screenshot shows the DNW v0.50A software interface. The title bar reads "DNW v0.50A [COM1,115200bps] [USB:OK]". The menu bar includes "Serial Port", "USB Port", "Configuration", and "Help". The main window displays the following text:

```

Verifying Start.
0 1000
Verifying End!!!
Do you want another programming without additional download? [y/n]
[AM29F800 Writing Program]

CAUTION: Check AM29LU800 BYTE#(47) pin is connected to VDD.

Source size:0h~0h

Available Target/Source Address:
  0x0, 0x4000, 0x6000, 0x8000, 0x10000, 0x20000, 0x30000, 0x40000,
  0x50000, 0x60000, 0x70000, 0x80000, 0x90000, 0xa0000, 0xb0000, 0xc0000,
  0xd0000, 0xe0000, 0xf0000
Input source offset[0x8000]:0x8000
Input target address among above addresses[0x8000]:0x8000
source offset=0x8000
target address=0x8000
target block size=0x8000
The data must be downloaded using ICE from 31000000
[Check AM29LU800]
Manufacture ID= 1(0x0001), Device ID(0x2258)=225b

Erase the sector:0x8000.
Sector Erase is started!

Start of the data writing.
0 1000 2000 3000 4000 5000 6000 7000
End of the data writing!!!

Verifying Start.
0 1000 2000 3000 4000 5000 6000 7000
Verifying End!!!
Do you want another programming without additional download? [y/n]

0:User Test      1:Manual Reg Set   2:PCMCIA test     3:Stepping stone
4:nWAIT test    5:Hand test       6:Program Flash   7:0MHz test
8:Interrupt test 9:Cpu speed test 10:Power/CLK test 11:Lcd test
12:Camera test   13:SPI Test      14:IIC Test       15:RTC Test
16:IrDA Test     17:SD test       18:ADC test       19:ADC TS test
20:Timer test    21:IIS test      22:Uart Test     23:Clkdiv_Test

Select the function to test :

```

9. Turn off and on the SMDK2440.

WRITING IMAGE FILES TO AMD FLASH MEMORY WITH REALVIEW ICE(RVI)

To use RealView Debugger to control Flash memory on your chosen debug target, you must:

- Configure your debug target to describe the Flash memory chip
- Have access to an appropriate Flash Method (FME) file.

Depending on your current target, this might mean that you must first define the memory map to specify the Flash memory.

Flash definition files

Files to enable you to use supported Flash devices are included in the root installation and are located in c:\work\2440\Flash directory. Files are collected in subdirectories based on the target Flash device:

Board-specific files

The board_amd_smdk2440.ame file was contain the ASCII format information for an FME file. These files include Flash memory programming files.

Flash-specific files

These programming files start with flash_amd.ame.

These files contain the algorithm for defining the Flash device and are used to create the FME file for your project.

To see how these files are used:

1. Start up RealView Debugger without connecting to a target.
2. Select Project -> Open Project... to open the project c:\work\2440\flash\flash_amd_smdk2440.prj
3. Select Project -> Project Properties... to display the Project Properties window.
4. Left-click on “*ASSEMBLE=arm” and “*COMPILE=arm” in the List of Entries and , the left pane. This group is expanded and the contents are displayed in the Settings Values pane, the right pane.
5. Right-click on *Sources and select Explore from the context menu.
This shows the programming file used to create the FME file for the project.
6. Left-click on *BUILD in the List of Entries. This group is expanded and the contents are displayed in the Settings Values pane.
7. Right-click on *Pre_Post_Link and select Explore from the context menu.
This shows the link commands used to include the Flash definition files for the project.
8. Select File -> Close Window to close the Project Properties window without making any changes.
9. Select Tools -> Build to create the FME file as defined by the project, that is flash_amd_smdk2440.fme.

Flash Method files

FME files include code to:

- Enable you to write to the Flash on your debug target
- Perform read, write, and erase operations
- Describe the way the Flash is configured on the bus.

Example files are included for all supported Flash devices as part of the root installation.

Defining your target


To configure the Flash target:

1. Start up RealView Debugger without connecting to a target.
2. Select File ->Connection -> Connect to Target... to display the Connection Control window.
3. Right-click on the entry RealView-ICE and select Connection Properties... from the context menu.
This displays the Connection Properties window where you can view configuration settings stored in your board file.
4. Click on the entry CONNECTION=RealView ICE, in the left pane, to display the settings values in the right pane.
5. Edit Connection Properties


Select the Advanced_Information>Default>Memory_block

And, Create the AMD-Flash, SDRAM, SFR(Special Function Register) memory area for debugging.


- Start
1st Address of Flash (0x0)
- Length
Length of Flash Area (0x100000)
- Access
Flash
- Flash type
FME file path (c:\work\2440\flash\flash_amd_smdk2440.fme)




6. Change your top of memory variable for your target. Because, this flash program using this setting value for stack. So.. You must change this value.



6. Select File -> Save and Close to close the Connection Properties window.
7. Connect to the target using the Connection Control window.
8. Select View -> Pane Views -> Memory Map to display the Map tab in the Process Control window, where you can see the Flash memory on the SMDK2440.
9. Starting the RealView Debugger and connect RealView ICE with SMDK2440.
And, execute “2440norom-rv.inc” file by “Include Commands from File...” of “Debug” menu.




10. Select the “Upload/Download Memory File...” of “Debug -> Memory/Register Operations” menu.



You can see the Upload/Download file from/to Memory window.

Now, we must change the options for flash writing.




Specify the operation and set up the controls, as follows:


- Select the Load File into Memory radio button. This instructs RealView Debugger to access the specified memory block, write the contents to flash memory.
- In the File text box, enter the full pathname of the file to use to read/write memory values.
- In the Type of File section of the dialog, select the data type to be used in the specified file where:
 - OBJ specifies an object file in the standard executable target format, for example ARM-ELF for ARM-based targets
 - raw specifies a data file as a stream of 32-bit values
 - rawhw specifies a data file as a stream of 16-bit values
 - rawb specifies a data file as a stream of 8-bit values
 - ascii specifies a space-separated file of hexadecimal values.
- Define the start location of the memory block.

11. Click Apply to create and write the specified file.

You can see the following figure after changed option. If you didn't change that you must get some problems during write the image on your AMD flash.




12. Before writing the image on your flash, you must erase the flash.



Now, your flash was completed writing. Please, reset the your target.


You can see the following figure after finished the flash writing function.




WRITING IMAGE FILES TO AMD FLASH MEMORY WITH OPENICE32-A900

OPENice32-A900 can write image to AMD Flash memory as Multi-ICE. However, OPENice32-A900 provide a Flash Write Program that is easy to use and don't require ARM SDT/ADS debugger nor DNW.


1. Connect OPENice32-A900 to PC through USB and to SMDK2440 board with 20pin Cable.
2. Run the Flash Write program and select Connect MDS from the File menu.



3. Select SMU Manager from the utility menu and choose a device file, SMDK2440. It is used to initialize the system registers in case of there is no boot ROM. If you can't find the file, download the device file SMDK2410 instead of SMDK2440. After that, edit each value if necessary.




4. Select Config.. from the Flash menu and Set the write options as followings




- Device: SMDK2440
- Set SMU: Checked
- RAM Information: Base Address: 30000000 Size: 3FFFFFF
- Endian: Little
- File 1 page
 - Download: checked
 - Flash Device Name: AM29LV800BB
 - Erase: Chip
 - Data Bus width: 16bit
 - Flash Address: Base Address: 0 Target Address: 0
- Target Image File: u2440mon.bin

- Click OK. Then the current configuration is displayed in the window.




6. Select Write from the Flash Menu. Then it starts to erase the specified area of AMD Flash and write the image to the Flash memory. It takes about 10 second.




WRITING IMAGE FILES TO INTEL STRATA FLASH MEMORY WITH UART

1. Connect MULTI-ICE and execute “2440norom.ini” file.



2. Load the image file (2440TEST.axf) to execute.



3. Execute 2440TEST code with Go command.

The screenshot shows the AXD (ARM XDS) interface. The main window displays the source code for '2440Test.c' with line numbers 123 to 158. The code includes defines for PLL and FCLK selection, a Main function with initialization and clock configuration, and a Port_Init function. The right side of the interface shows the 'Command Line Interface' window, which contains a list of debug commands being sent to the target. These commands include memory settings, access cycles, and refresh operations for SDRAM. The bottom status bar indicates the current line number (Line 134), column (Col 0), and the target image (Multi-ICE | ARM920T_D | 2440Test.axf).

```

123 // Hidden
124 #define PLL_SEL      (0)
125 #define FCLK_SEL     (2)
126
127
128
129
130 //=====
131
132
133 void Main(void)
134 {
135     int i;
136     unsigned int apll_val;
137
138     Led_Display(0x0);
139
140     // MMU init. I/D cache on.
141     MMU_Init();
142
143 #if ADS10
144     _rt_lib_init();           //for ADS 1.0
145 #endif
146
147     // Clock setting
148     ChangeClockDivider(12,12); // 1:2:4
149     ChangeNPLLValue(246,13,0); // 203.2MHz
150     //ChangeNPLLValue(89,1,1); // 192MHz
151     ChangeOPLLValue(0x38,2,2); // 48MHz
152
153     // Clock calculation only for display information
154     Calc_Clock();
155     UPDATE_REFRESH(Rclk);
156
157     // GPIO port init.
158     Port_Init();


```

For Help, press F1 Running Image Line 134, Col 0 Multi-ICE | ARM920T_D | 2440Test.axf


4. Select " 6:Program Flash" on the DNW.

NOTE: If you want to download 2440TEST.bin without MULTI-ICE, then skip the 1, 2 & 3 steps above and download 2440TEST.bin using the DNW (See EXECUTE 2440TEST WITHOUT MULTI-ICE).

After downloading 2440TEST.bin with the DNW, then you can also see the figure below.




5. Select the type of memory as 28F128J3A (INTEL STRATA flash) by typing 'b'.
 6. Select whether you download through UART0 or MULTI-ICE.
 — Type 'y' then you can download a target file through UART. See the figure below.




7. Download a target file with the DNW by selecting Transmit menu from Serial Port.

— Serial Port → Transmit



— Select and Download a target file.



8. Write input target-offset address.

```

DNW v0.50A [COM1,115200bps][USB:OK]
Serial Port, USB Port, Configuration, Help

Download the plain binary file(.BIN) to be written
The file format : <n>{4}<n>CS(2)
To transmit .BIN File : wkn0n2 xxx.BIN /1 /d:1
Download methods : COM:9Bit,NP,1STOP

STATUS : #####
Download O.K.

[ 28F128J3A Flash Writing Program ]

*** Very Important Notes ***
1. 28F128J3A must be located at 0x00000000.
J1:1-2, J2:2-3, J3:2-3, J4:1-2
2. After programming, 28F128J3A may be located at 0x0.
J1:2-3, J2:1-2, J3:1-2, J4:2-3

[ 28F128J3A Writing Program ]

Source size [0x?] : 0x^8a54h

Available Target Offset Address [0x?] :
0h,20000h,40000h,...,1ce0000h
Input target address offset [0x?] : 0x0
Source base address(0x31000000) = 0x31000004
Target base address(0x00000000) = 0x80000000
Target offset      (0x0)      = 0x0
Target size        (0x20000+n) = 0x8a54

Erase the sector : 0x80000000.
Block_80000000 Erase O.K.

Start of the data writing...

End of the data writing
Verifying Start...
Verifying End!!!
 0:User Test      1:Manual Reg Set   2:PCMCIA test      3:Stepping stone
 4:nWAIT test     5:Nand test       6:Program Flash    7:DMA test
 8:Interrupt test 9:Gpu speed test 10:Power/Clk test 11:Lcd test
12:Camera test    13:SPI Test      14:IIC Test       15:RTC Test
16:IrDA Test      17:UART Test     18:SD test       19:ADC test
20:ADC TS test   21:Timer test    22:IIS test      23:Clkdiv_Test

Select the function to test :

```

9. Turn the SMDK2440 off and again on.

WRITING IMAGE FILES TO INTEL STRATA FLASH MEMORY WITH MULTI-ICE

1. Connect MULTI-ICE and execute "norom.ini" file.

The screenshot shows the ARM Debugger interface with the title bar "ARM Debugger - NO IMAGE". The menu bar includes File, Edit, Search, View, C++, Execute, Options, Window, and Help. The toolbar contains various icons for file operations and debugger controls. The main window is divided into two panes: "ARM - Execution Window" on the left and "Command Window" on the right.

ARM - Execution Window:

```

0x00000490 b1    0xa2c
0x00000494 b1    0x34c
0x00000498 mov   r0, #0
0x0000049c b1    0x864
0x000004a0 mov   r0, #0
0x000004a4 b1    0xc08
0x000004a8 add   r0, pc, #0x200 ; #0x6b0
0x000004ac b1    0xdc4
0x000004b0 mov   r1, #0x32
0x000004b4 add   r0, pc, #0x220 ; #0x6dc
0x000004b8 b1    0xdc4
0x000004bc ldr   r2, 0x00000718 ; = #0x33ffff00
0x000004c0 mov   r1, #0x30000000
0x000004c4 add   r0, pc, #0x250 ; #0x71c
0x000004c8 b1    0xdc4
0x000004cc ldr   r2, 0x00000738 ; = #0x33ff0000
0x000004d0 mov   r1, #0x30000000
0x000004d4 add   r0, pc, #0x260 ; #0x73c
0x000004d8 b1    0xdc4
0x000004dc mov   r4, #0x30000000
0x000004e0 adds  r12, r4, #0xcd000000
0x000004e4 subcss r12, r12, #0xff0000
0x000004e8 bcs   0x500
0x000004ec b    0x4f8
0x000004f0 add   r4, r4, #0x100
0x000004f4 b    0xe0
0x000004f8 str   r4, [r4, #0]
0x000004fc b    0x4f0
0x00000500 add   r0, pc, #0x250 ; #0x758
0x00000504 b1    0xdc4
0x00000508 mov   r4, #0x30000000
0x0000050c adds  r12, r4, #0xcd000000

```


Command Window:

```


ARMsd Command Interface
Debug: ob d:\2410\norom.ini
>|* S3C2410
>|* SDRAM_Little_32
>|* 64MB
>
>let $vector_catch = 0x00
>let $semihosting_enabled = 0x00
>let psr=%IFt_SVC
>let psr=%IF_SVC32
>
>|disable wdt
>|let 0x53000000=0
>
>|pllset
>let 0x4c000004=((0x70<<12)+(0x4<<4)+0x2)
>let 0x4c000008=((0x58<<12)+(0x4<<4)+0x2)
>
>|memset
>let 0x48000000=0x22000000
>let 0x48000004=((0<<13)+(0<<11)+(7<<8)+(0<<6)+(0<<4)+(0<<2)+0)
>let 0x48000008=((0<<13)+(0<<11)+(7<<8)+(0<<6)+(0<<4)+(0<<2)+0)
>let 0x4800000c=((0<<13)+(0<<11)+(7<<8)+(0<<6)+(0<<4)+(0<<2)+0)
>let 0x48000010=((0<<13)+(0<<11)+(7<<8)+(0<<6)+(0<<4)+(0<<2)+0)
>let 0x48000014=((0<<13)+(0<<11)+(7<<8)+(0<<6)+(0<<4)+(0<<2)+0)
>let 0x48000018=((0<<13)+(0<<11)+(7<<8)+(0<<6)+(0<<4)+(0<<2)+0)
>let 0x4800001c=((3<<15)+(0<<2)+1)
>let 0x48000020=((3<<15)+(0<<2)+1)
>let 0x48000024=((1<<23)+(0<<22)+(0<<20)+(1<<18)+(2<<16)+1113)
>let 0x48000028=0x32
>let 0x4800002c=0x20
Debug: |

```


2. Load the image file (2440TEST.axf) to execute.




3. Select Load Memory from File... on the file menu of AXD.



- Get the target file to 0x31000000 in SMDK2440 Board.




4. Execute 2440TEST.axf file with GO command.




5. Select " 6: Program Flash " on the DNW.

NOTE: If you want to download 2440TEST.bin without MULTI-ICE, then skip the 1, 2 & 3 steps above and download 2440TEST.bin using the DNW (See EXECUTE 2440TEST WITHOUT MULTI-ICE).
After downloading 2440TEST.bin with the DNW, then you can also see the figure below.



6. Select the type of memory as 28F128J3A (INTEL STRATA flash) by typing 'b'.

7. Select whether you download through UART0 or MULTI-ICE.
 — Type 'n' then you can see the figure below in the DNW.



The screenshot shows the DNW v0.50A software window. The menu bar includes 'Serial Port', 'USB Port', 'Configuration', and 'Help'. The main window displays a list of tests:

0:User Test	1:Manual Reg Set	2:PCMCIA test	3:Stepping stone
4:nWAIT test	5:Nand test	6:Program Flash	7:DMA test
8:Interrupt test	9:Cpu speed test	10:Power/Clk test	11:Lcd test
12:Camera test	13:SPI Test	14:IIC Test	15:RTC Test
16:IrDA Test	17:UART Test	18:SD test	19:ADC test
20:ADC TS test	21:Timer test	22:IIS test	23:Clkdiv_Test

Below the test list, the message 'Select the function to test : 6' is displayed. The software then enters a NOR Flash Memory Writer mode (Ver 0.1). It shows the program buffer range (0x31000000 ~ 0x33FF0000), chip information (a : AM29LV800BB x1, b : 28F128J3A(16MB) x2), and asks for the type of flash memory (b). It then asks if the user wants to download through UART0 from address 0x31000000, with the response 'n' (no). The next section is the 28F128J3A Flash Writing Program, which includes important notes about JTAG pin connections and target addresses. It then asks for source size (0x?) and available target offset addresses (0h, 20000h, 40000h, ..., 1ce0000h). Finally, it prompts for the input target address offset.

8. Write input target address offset and size of the target file in hexadecimal.

```

DNW v0.50A [COM1,115200bps][USB:OK]
Serial Port USB Port Configuration Help
The program buffer : 0x31000000 ~ 0x33FF0000
a : AH29LU800000 x1      b : 28F128J3A(16MB) x2
Select the type of a Flash memory ? b
Do you want to download through UART0 from 0x31000000? [y/n] : n

[ 28F128J3A Flash Writing Program ]

*** Very Important Notes ***
1. 28F128J3A must be located at 0x00000000.
J1:1-2, J2:2-3, J3:2-3, J4:1-2
2. After programming, 28F128J3A may be located at 0x0.
J1:2-3, J2:1-2, J3:1-2, J4:2-3

The data must be downloaded using ICE or USB from 0x31000000

[ 28F128J3A Writing Program ]

Source size [0x?] : 0h~0h

Available Target Offset Address [0x?] :
0h,20000h,40000h, ..., 1ce0000h
Input target address offset [0x?] : 0x0
Input target size [0x?] : 0x10000
Source base address(0x31000000) = 0x31000000
Target base address(0x00000000) = 0x00000000
Target offset      (0x0)      = 0x0
Target size        (0x20000*n) = 0x10000

Erase the sector : 0x80000000.
Block_80000000 Erase O.K.

Start of the data writing...
[1]
End of the data writing
Verifying Start...
Verifying End!!!
 0:User Test      1:Manual Reg Set   2:PCMCIA test      8:Stepping stone
 4:inWAIT test    5:Hand test       6:Program Flash    7:DMA test
 8:Interrupt test 9:CPU speed test 10:Power/Clk test 11:Led test
12:Camera test   13:SPI Test      14:IIC Test       15:RTC Test
16:IrDA Test     17:UART Test     18:SD test       19:ADC test
20:ADC TS test   21:Timer test    22:IIS test      23:Clkdiv_Test

Select the Function to test :


```

9. Turn the SMDK2440 off and again on.

WRITING IMAGE FILES TO INTEL STRATA FLASH MEMORY WITH OPENICE32-A900

OPENice32-A900 can write image to Intel Strata Flash memory as Multi-ICE. However, OPENice32-A900 provide a Flash Write Program that is easy to use and don't require ARM SDT/ADS debugger nor DNW.


1. Connect OPENice32-A900 to PC through USB and to SMDK2440 board with 20pin Cable.
2. Set the Jumper J1, J2, J3 and J4 as followings and switch on the board
J1-B: 2-3 (short) J2-B: 1-2 (short) J3-B: 1-2 (short) J4-B: 2-3 (short)
3. Run the Flash Write program and select Connect MDS from the File menu.



4. Select SMU Manger from the utility menu and choose a device file, SMDK2440. It is used to initialize the system registers in case of there is no boot ROM. If you can't find the file, download the device file SMDK2410 instead of SMDK2440. After that, edit each value if necessary.


No.	Register name	Address	Value	Size	Attr
1	WTCON	53000000	00000000	4	R/W
2	INTMSK	4A000008	FFFFFFFF	4	R/W
3	INTSUBMSK	4A00001C	000007FF	4	R/W
4	LOCKTIME	4C000000	00FFFFFF	4	R/W
5	MPLLCON	4C000004	0005C042	4	R/W
6	BWSCON	48000000	22111120	4	R/W
7	BANKCON0	48000004	00000700	4	R/W
8	BANKCON1	48000008	00000700	4	R/W
9	BANKCON2	4800000C	00000700	4	R/W
10	BANKCON3	48000010	00000700	4	R/W
11	BANKCON4	48000014	00000700	4	R/W
12	BANKCON5	48000018	00000700	4	R/W
13	BANKCON6	4800001C	00018005	4	R/W
14	BANKCON7	48000020	00018005	4	R/W
15	REFRESH	48000024	008E04F9	4	R/W

5. Select Config.. from the Flash menu and Set the write options as followings




- Device: SMDK2440
- Set SMU: Checked
- RAM Information: Base Address:30000000 Size: 3FFFFFF
- Endian: Little
- File 1 page
 - Download: checked
 - Flash Device Name: INTEL_28F128J3A
 - Erase:Chip
 - Data Bus width: 32bit
 - Flash Address: Base Address: 0 Target Address:0
- Target Image File: u2440mon.bin

6. Click OK. Then the current configuration is displayed in the window.



7. Select Write from the Flash Menu. Then it starts to erase the specified area of Intel Strata Flash and write the image to the Flash memory. It takes about 10 second.



4 SYSTEM DESIGN

OVERVIEW

The S3C2440A, SAMSUNG's 16/32-bit RISC microcontroller is cost-effective and high performance microcontroller solution for hand-held devices and general applications. The S3C2440A has the following integrated on-chip functions:

- 1.2V/1.3V int., 1.8V/2.5V/3.3V memory, 3.3V external I/O microprocessor with 16KB I-Cache/16KB D-Cache/MMU
- External memory controller (SDRAM control and Chip select logic)
- LCD controller (up to 4K color STN and 256K color TFT) with 1-ch LCD-dedicated DMA
- 4-ch DMAs with external request pins
- 3-ch UART (with IrDA1.0, 64-Byte Tx FIFO, and 64-Byte Rx FIFO) / 2-ch SPI
- 1-ch multi-master IIC-BUS/1-ch IIS-BUS controller
- AC97 Audio CODEC Interface
- SD Host interface version 1.0 & Multi-Media Card Protocol version 2.11 compatible
- 2-port USB host /1-port USB device (ver 1.1)
- 4-ch PWM timers & 1-ch internal timer
- Watch Dog Timer
- 130 general purpose I/O ports / 58 interrupt sources
- Power control: Normal, Slow, Idle and Power-off mode
- 8-ch 10-bit ADC and Touch screen interface
- RTC with calendar function
- On-chip clock generator with PLL

APPLICABLE SYSTEM WITH S3C2440A

The S3C2440A, SAMSUNG's 16/32-bit RISC microcontroller offers various functions and high efficiencies. In addition to the high performance, the S3C2440A offers low current consumption, ensuring low costs.

The followings are sample applications that can be designed with the S3C2440A:

- GPS
- Personal Data Assistance (PDA)
- Fish Finder
- Portable Game Machine
- Fingerprint Identification System
- Car Navigation System
- Smart Phone
- Mobile Information Terminal (MIT)
- Web Screen Phone
- Web Pad

MEMORY INTERFACE DESIGN

BOOT ROM DESIGN

After the system reset, the S3C2440A accesses 0x0000_0000 address and configuring some system variables. Therefore, this special code (boot ROM image) should be located on the address 0x0000_0000. Bus width of boot ROM can be selected by setting OM[1:0] pins.

Table 4-1. Data Bus Width for ROM Bank 0

OM[1:0]	Data Bus Width
00	NAND boot
01	16-bit (half-word)
10	32-bit (word)
11	Test mode

NAND BOOT DESIGN

Figure 4-1 shows a design with NAND boot.




Figure 4-1. NAND Boot Design

MAKING NAND BOOT IMAGE

When making a NAND boot loader image, you can use the binary file that is made from compiling and linking.

HALFWORD BOOT ROM DESIGN WITH BYTE EEPROM/FLASH

Figure 4-2 shows a design with half-word boot ROM with byte EEPROM/Flash.




Figure 4-2. Half-word Boot ROM Design with Byte EEPROM/Flash

MAKING HALFWORD ROM IMAGE WITH BYTE EEPROM/FLASH

When make half-word ROM image, you can split two image files, EVEN and ODD.

Table 4-2. Relationship ROM Image and Endian

	BigEndian	LittleEndian
DATA[7:0]	Odd	Even
DATA[15:8]	Even	Odd

HALFWORD BOOT ROM DESIGN WITH HALFWORD EEPROM/FLASH

Figure 4-3 shows a design with half-word boot ROM with byte EEPROM/Flash.




Figure 4-3. The Halfword Boot ROM Design with Halfword EEPROM/Flash

WORD BOOT ROM DESIGN WITH BYTE EEPROM/FLASH

Figure 4-4 shows a design with word boot ROM with byte EEPROM/Flash.




Figure 4-4. The Word Boot ROM Design with Byte EEPROM/Flash

MAKING WORD ROM IMAGE WITH BYTE EEPROM/FLASH

When you make a word ROM image, you can split it into four image files.

Addr.	ROM Image		
0	A	DATA[31:24]	Big Endian
1	B	DATA[23:16]	Little Endian
2	C	DATA[15:8]	
3	D		
4	E	DATA[7:0]	Big Endian
5	F		Little Endian
6	G		
7	H		
8	I		
9	J		
10	K		
	.		
	.		

Figure 4-5. Relationship of ROM Image and Endian

MEMORY BANK DESIGN AND CONTROL

The S3C2440A has six ROM/SRAM banks (including BANK0 for boot ROM) and two ROM/SRAM/SDRAM banks. The system manager on the S3C2440A can control access time, data bus width for each bank by S/W. The access time of ROM/SRAM banks and SDRAM banks is controlled by BANKCON0~5 and BANKCON6~7 control register on the system manager. The data bus width for each ROM/SRAM banks is controlled by BWSCON control register.

The ROM bank0 is used for boot ROM bank, therefore data bus width of bank0 is controlled by H/W. OM[1:0] is used for this purpose.

The control of BWSCON, BANKCON0-7, REFRESH, BANKSIZE, and MRSRB6/7 is performed during the system reset. A sample code for special register configuration is described below.

Sample code for special register configuration

```
;Set memory control registers
LDR r0,=SMRDATA
LDR r1,=BWSCON    ;BWSCON Address
ADD r2, r0, #52    ;End address of SMRDATA
0
LDR r3, [r0], #4
STR r3, [r1], #4
CMP r2, r0
BNE %B0
.
.
.
.
.
.

SMRDATA
DCD 0x22111120    ;BWSCON
DCD 0x00000700    ;GCS0
DCD 0x00000700    ;GCS1
DCD 0x00000700    ;GCS2
DCD 0x00000700    ;GCS3
DCD 0x00000700    ;GCS4
DCD 0x00000700    ;GCS5
DCD 0x00018005    ;GCS6 SDRAM(Trcd=3,SCAN=9)
DCD 0x00018005    ;GCS7 SDRAM(Trcd=3,SCAN=9)
DCD 0x008e0000+1113 ;Refresh(REFEN=1,TREFMD=0,Trp=2 clk,
;           Trc=7 clk, Tchr=3 clk,Ref CNT)
DCD 0x32          ;Bank size, 128MB/128MB
DCD 0x30          ;MRSR 6(CL=3 clk)
DCD 0x30          ;MRSR 7(CL=3 clk)
```

ROM/SRAM BANK DESIGN

The ROM/SRAM banks 1-7 can have a variety of width of data bus, and the bus width is controlled by S/W. A sample design for ROM/SRAM bank 1-7 is shown in Figure 4-6, Figure 4-7, Figure 4-8 and Figure 4-9.




Figure 4-6. One-byte EEPROM/SRAM Bank Design




Figure 4-7. Halfword EEPROM/SRAM Bank Design




Figure 4-8. Halfword SRAM Bank Design with Halfword SRAM




Figure 4-9. Word EEPROM/SRAM Bank Design

SDRAM BANK DESIGN FOR S3C2440A


Table 4-3. SDRAM Bank Address configuration

Bank Size	Bus Width	Base Component	Memory Configuration	Bank Address
2MByte	x8	16Mbit	(1M x 8 x 2Bank) x 1	A20
	x16		(512K x 16 x 2B) x 1	
4MB	x8	16Mb	(2M x 4 x 2B) x 2	A21
	x16		(1M x 8 x 2B) x 2	
	x32		(512K x 16 x 2B) x 2	
8MB	x16	16Mb	(2M x 4 x 2B) x 4	A22
	x32		(1M x 8x 2B) x 4	
	x8	64Mb	(4M x 8 x 2B) x 1	
	x8		(2M x 8 x 4B) x 1	A[22:21]
	x16		(2M x 16 x 2B) x 1	A22
	x16		(1M x 16 x 4B) x 1	A[22:21]
	x32		(512K x 32 x 4B) x 1	
16MB	x32	16Mb	(2M x 4 x 2B) x 8	A23
	x8	64Mb	(8M x 4 x 2B) x 2	
	x8		(4M x 4 x 4B) x 2	A[23:22]
	x16		(4M x 8 x 2B) x 2	A23
	x16		(2M x 8 x 4B) x 2	A[23:22]
	x32		(2M x 16 x 2B) x 2	A23
	x32		(1M x 16 x 4B) x 2	A[23:22]
	x8	128Mb	(4M x 8 x 4B) x 1	
	x16		(2M x 16 x 4B) x 1	
32MB	x16	64Mb	(8M x 4 x 2B) x 4	A24
	x16		(4M x 4 x 4B) x 4	A[24:23]
	x32		(4M x 8 x 2B) x 4	A24
	x32		(2M x 8 x 4B) x 4	A[24:23]
	x16	128Mb	(4M x 8 x 4B) x 2	
	x32		(2M x 16 x 4B) x 2	
	x8	256Mb	(8M x 8 x 4B) x 1	
	x16		(4M x 16 x 4B) x 1	

Table 4-3. SDRAM Bank Address configuration (Continued)

Bank Size	Bus Width	Base Component	Memory Configuration	Bank Address
64MB	x32	128Mb	(4M x 8 x 4B) x 4	A[25:24]
	x16	256Mb	(8M x 8 x 4B) x 2	
	x32		(4M x 16 x 4B) x 2	
	x8	512Mb	(16M x 8 x 4B) x 1	
128MB	x32	256Mbit	(8M x 8 x 4Bank) x 4	A[26:25]
	x8	512Mb	(32M x 4 x 4B) x 2	
	x16		(16M x 8 x 4B) x 2	

The required SDRAM interface pin is CKE, SCLK, nSCS[1:0], nSCAS, nSRAS, DQM[3:0] and ADDR[12]/AP. The sample design with SDRAM is shown in Figure 4-10 and Figure 4-11.

**Figure 4-10. Halfword SDRAM Design with Halfword Component**




Figure 4-11. Word SDRAM Design with Half-word Component


PC CARD (PCMCIA) INTERFACE APPLICATION USING CL-PD6710 (CIRRUS LOGIC)

The PC card (PCMCIA card) can be interfaced with S3C2440A using following components:

- CL-PD6710 from Cirrus logic
- TPS2211 from Texas Instruments

We tested the PC card interface by accessing the card information structure (CIS) in the modem card as Figure 4-12, using following test code.

File Name	File Descriptions
pd6710.h	CL-PD6710 register definitions
pd6710.c	CL-PD6710 PC Card program



The screenshot shows a Windows application window titled "DNW v0.49 [COM1,115200bps][USB:x]". The menu bar includes "Serial Port", "USB Port", "Configuration", and "Help". The main window displays the following text output:

```
[PD6710 test for reading pc_card CIS]
Insert PC card!!!
PC card interrupt is occurred.
PC card interrupt is occurred.
Card is inserted.
3.3V card is detected.
PC card interrupt is occurred.
[Card Information Structure]
cisEnd=0^a6
1, 4,df,4a, 1,ff,1c, 4, 2,d9, 1,ff,18, 2,df, 1, //....J.....
20, 4, 7,c0, 0, 0,15,20, 4, 1,53,41,4d,53,55,4e, // ..... .SAMSUN
47,20,20,20,20,20, 0,53,43,46,43,2d,56,45,52, //G .SCFC-UER
31,2e,30,20,20, 0, 0,ff,21, 2, 4, 1,22, 2, 1, 1, //1.0 ....!...."
22, 3, 2, c, f,1a, 5, 1, 3, 0, 2, f,1b, 8,c0,c0, //".
a1, 1,55, 8, 0,20,1b, 6, 0, 1,21,b5,1e,4d,1b, a, //..U.. ....!..M..
c1,41,99, 1,55,64,f0,ff,ff,20,1b, 6, 1, 1,21,b5, //..A..Ud.... ....!
1e,4d,1b, f,c2,41,99, 1,55,ea,61,f0, 1, 7,f6, 3, //..M...A..U.a....
1,ee,20,1b, 6, 2, 1,21,b5,1e,4d,1b, f,c3,41,99, //.. ....!..M...A.
1,55,ea,61,70, 1, 7,76, 3, 1,ee,20,1b, 6, 3, 1, //..U.ap..v.... ...
21,b5,1e,4d,14, 0,ff,
```

Figure 4-12. PC Card CIS Access Example on S3C2440A

10BASE-T ETHERNET CONTROLLER (CS8900A) INTERFACE

The 10BASE-T Ethernet can be supported on S3C2440A using following components:

- CS-8900A from Cirrus logic
- XFMRS XF10B11A-COMB1-2S is Ethernet RJ45 with transformer.

IIS AUDIO CODEC (UDA1341TS) CONNECTION WITH S3C2440A

The S3C2440A IIS interface example circuit is as follows:

- UDA1341TS from Philips Semiconductors.
- The L3 interface of Philips (L3MOD, L3CLOCK and L3DATA) is realized by general I/O port.
- Refer to the sample code of audio application which plays GPCM file.




Figure 4-13. UDA1341TS Connection with S3C2440A

AC97 AUDIO CODEC (STAC9767) CONNECTION WITH S3C2440A

The S3C2440A AC97 interface example circuit is as follows:

- STAC9767 from SIGMATEL.
- The AC97 interface (AC_SYNC, AC_BIT_CLK, AC_nRESET, AC_SDATI_IN and AC_SDATI_OUT) is realized between S3C2440A and STAC9767.
- Refer to the sample code of audio application which plays GPCM file.




Figure 4-14. STAC9767 Connection with S3C2440A

LCD CONNECTION WITH S3C2440A

The S3C2440A LCD interface example circuit is as follows:

- UG-32F04 (320x240 mono STN LCD) from SAMSUNG DISPLAY DEVICES CO., LTD. (refer to Figure 4-14)
 - TL497CAN can be used to make VEE (-25V).
- UG-24U03A (320x240 mono STN LCD) from SAMSUNG DISPLAY DEVICES CO., LTD. (refer to Figure 4-15)
 - VEE is generated by the circuit on LCD module.
 - VL is 2.4V typically.
 - DISPON H: display on, L: display off
 - nEL_ON H: EL off L: EL on
- KHS038AA1AA-G24 (256 color STN LCD) from KYOCERA Co. (refer to Figure 4-16)
 - DISP signal can be made using I/O port, or power control circuit or nRESET circuit.
 - V1-V5 can be made using the power circuit recommended by the LCD specification.
- LTS350Q1-PE1 (256K color TFT LCD) from SAMSUNG ELECTRONICS CO., LTD. (refer to Figure 4-17)
 - VDD_LCDI is typically 3.3V.
- LP104V2-W (262,144 color TFT LCD, 10.4") from LG Philips (refer to Figure 4-18)
 - VDD_LCDI is typically 3.3V.
- V16C6448AB (640x480 TFT LCD) from PRIMEVIEW (refer to Figure 4-19)
 - VDD_LCDI, VD and control signal are typically 5.V.




Figure 4-15. UG-32F04 Connection with S3C2440A (320x240 Mono STN LCD)




Figure 4-16. UG24U03A Connection with S3C2440A (320x240 Mono STN LCD)




Figure 4-17. KHS038AA1AA-G24 Connection with S3C2440A (256 Color STN LCD)




Figure 4-18. LTS350Q1-PE1 Connection with S3C2440A (Samsung 3.5" Transflective TFT LCD)




Figure 4-19. LP104V2-W Connection with S3C2440A (LG Philips 10.4" TFT LCD)




Figure 4-20. V16C6448AB Connection with S3C2440A (TFT LCD)

SYSTEM DESIGN WITH DEBUGGER SUPPORT

MULTI-ICE


The S3C2440A has an Embedded ICE logic that provides debug solution from ARM. MULTI-ICE enables you to debug software running on the S3C2440A. Embedded ICE logic is accessed through the Test Access Port (TAP) controller on the S3C2440A using the JTAG interface.

JTAG port for Embedded ICE Interface

When you build a system with the S3C2440A Embedded ICE interface, you should design a JTAG port for MULTI-ICE interface. Usually, the interface connector is a 20-way box header, and this plug is connected to the Embedded ICE logic interface module using 20-way IDC socket.

The JTAG port signals, nTRST, TDI, TMS and TCK have to be connected to pulled-up register (10K ohm) externally.

The pin configuration and a sample design are described in Figure 4-21 and Figure 4-22, respectively.



Pin	Name	Function
1	VTref	System Power
2	Vsupply	System Power
3	nTRST	Test reset, active low (connected pull-up reg.)
5	TDI	Test data in (connected pull-up reg.)
7	TMS	Test mode select (connected pull-up reg.)
9	TCK	Test clock (connected pull-up reg.)
11	RTCK	Return test clock (connected pull-down reg.)
13	TDO	Test data out
15	nSRST	Connected to nRESET and nTRST through 470 ohm resistor
17	DBGREQ	NC
19	DBGACK	NC
4, 6, 8, 10, 12, 14, 16, 18, 20	GND	System Ground

Figure 4-21. MULTI-ICE Interface of JTAG Connector




Figure 4-22. MULTI-ICE Interface Design Example

CHECK ITEMS FOR SYSTEM DESIGN WITH S3C2440A

When you design a system with the S3C2440A, you should check a number of items to build a good system. The check items are described below.

- The OM[3:0] pin has to be configured.
- If EXTCLK pin is used for MPLL and UPLL, XTIpII has to be connected to VDD. If XTIpII pin is used for MPLL and UPLL, EXTCLK has to be connected to VDD.
- If an input pin is unused, connect the pin to VDD or GND. If the pin is floated, S3C2440A may not operate.

NOTES

5

DVS(DYNAMIC VOLTAGE SCALING)

OVERVIEW

DVS(Dynamic Voltage Scaling) is useful to reduce power consumption in Idle mode.

The basic concept of DVS is to drop the Core and Internal voltage when those blocks don't need to operate heavily and reduce the power consumption.

There are two methods to reduce power consumption; one is drop the voltage while the internal blocks are not working or operating slowly though the system is running. The other is lengthening the system clock speed to reduce power consumption.

DVS uses the two methods, voltage scaling and change clocking.

When DVS is used, the Core power consumption can be reduced maximum by 50% of the core current.

While WMA is playing, Idle state rate is more than 80% and actual CPU operating rate is about 20%. If DVS is applied to this application, power can be saved during 80% Idle period.

POWER SCHEME FOR DVS

Applicable DVS power supply pins are VDDi(Internal block power) and VDDIarm(ARM920T power). To use DVS, the system power has to be supplied two variable voltages. One for normal operation, the other for lower level voltage (for DVS).

The DVS High and Low voltage is as follows.

Table 5-1. DVS voltage level

DVS Pins	Voltage spec.	Normal operating voltage	DVS low voltage
VDDIarm	300MHz: 1.2V(1.15V ~ 1.25V) 400MHz: 1.3V(1.25V ~ 1.35V)	300MHz: 1.2V 400MHz: 1.3V	Min 1.0V
VDDi	300MHz: 1.2V(1.15V ~ 1.25V) 400MHz: 1.3V(1.25V ~ 1.35V)	300MHz: 1.2V 400MHz: 1.3V	Min 1.0V




Figure 5-1. Power Scheme for DVS

The DVS scheme can be applied only for VDDIarm, but we strongly recommend to use both VDDIarm and VDDi voltage. Refer the following Schematic diagram for DVS.




Figure 5-2. Power Regulator Example Diagram for DVS

DVS OPERATING DETAILS

DVS OPERATIG FLOW CHART




Figure 5-3. DVS Flow Chart Example (400MHz)

DVS SHCEME DESCRIPTION

Please contact the Samsung CS team for Detailed DVS scheme.

POWER CONSUMPTION OF DVS

Table 5-2 shows how much the power consumption will be reduced when using DVS.

Table 5-2. Core current Consumption

FCLK [MHz]	DVS Scheme application (VDDiarm/VDDi)	Core Power [mW]		Difference Without® with
		With DVS	Without DVS	
300	Running mode(1)	51	74	+23mW(45%)
	Idle mode(2)	32	64	+32mW{100%}
400	Running mode(1)	68	139	+71mW(104%)
	Idle mode(2)	46	113	+67mW(146%)

NOTE: Test condition

- Core current = $I_{VDDi} + I_{VDDiarm}$ at 1.2V @300MHz, 1.3V @400MHz.
(Current of VDDalive/VDDUPLL/VDDMPLL are not included).
- For DVS the Core voltage will be down to 1.0V
 - (1) Execute Batlife.wma file on PPC2003.
 - (2) No threads ready to run on PPC2003
 - (3) FCLK:HCLK:PCLK = (300:50:50) and (0:50:50) MHz for 300MHz,
(400:67:67) and (0:67:67) MHz for 400MHz.
 - (4) FCLK:HCLK:PCLK = (300:100:50), (400:133:67) MHz
- Sample # : KYC13AA
- OS timer scheduler: 1msec~10msec.

As the upper table, Using DVS, the core power consumption will be reduced quite much

The followings are the 2440 total power consumption comparison between DVS is on and off with following condition.

- Core current = $I_{VDDi} + I_{VDDiarm} + VDDalive + VDDUPLL + VDDMPLL$ at 1.2V @300MHz, 1.3V @400MHz.

