# EE613: HIGH FREQUENCY ANALOG CIRCUIT DESIGN

# **DESIGN PROJECT #1**

Design of 2-stage Miller Compensated Opamp (nMOS as input pair)

Load :  $R_L = 5k\Omega$  and  $C_L = 20pF$ 

ADRIJA BERA 210071 **Goal**: Designing a two-stage Miller compensated opamp that takes in a differential input and provides a single-ended output. This opamp will be used eventually in a unity feedback loop driving a load  $R_L = 5 \mathrm{k}\Omega$ , and  $C_L = 20 \mathrm{pF}$ .

- a) When a step input is applied to the closed-loop system, the output must settle to the desired value with less than 0.1% error.
- b) The closed-loop frequency response must not exhibit any peaking.
- c) The closed-loop 3-dB bandwidth must not be smaller than 20MHz.


## **Components provided:**

- a) Two ideal voltage sources: one with the value  $V_{dd} = 1.8V$  and another with the value  $V_{cm} = V_{dd}/2$  (=0.9V)
- b) An ideal ground.
- c) A reference current source of  $1\mu A$  for biasing.
- d) An ideal resistor and a capacitor for load,  $R_L = 5 \mathrm{k}\Omega$ , and  $C_L = 20$  pF.
- e) One ideal resistor and a capacitor for compensation,  $R_L = 5k\Omega$ , and  $C_L = 20$  pF.
- f) 180nm technology nMOS and pMOS.

## **General Information about MosFETs used:**


- 1. For circuit design, have used the 180nm technology MOSFETs.
- 2. Design is done using nMOS input stage and the second stage is a pMOS common source amplifier.
- 3. For all nMOS, the bulk (body) terminal is shorted with ideal ground. Similarly, for all pMOS, the bulk (body) terminal is shorted with corresponding source terminal.
- 4.  $L_{min} = 180 \ nm$  and  $W_{min} = 400 \ nm$ .

# **LOOK-UP TABLE Circuit:**




Here we have characterised for L =  $L_{min}$ ,  $2*L_{min}$  and  $3*L_{min}$ . We have kept W = 1µm and tweaked the drain-to-source current. As we can see, both pMOS and nMOS are in saturation region.


# gm/Id versus Id plot for nMOS:




# gds/Id versus Id plot for nMOS:




# gm/Id versus Id plot for pMOS:




## gds/Id versus Id plot for pMOS:



- We have used these plots to get rough estimates of starting values of sizing. Henceforth, depending on obtained results and theoretical calculations, further tweaking of sizing has been done.
- For example, if certain initial value of W gives a certain gain for first stage, increasing W might possibly increase the gain. Hence, the needful is done based on obtained results in successive iterations.
- Now we look at the transistor level schematic of the OPAMP designed. This is a 2-stage Miller compensated OPAMP which meets the required specifications as stated above.
- In the circuit given below, we can see the transistor level implementation along with the DC bias voltages. As we can see, all the transistors are happily in saturation, I mean that's what we wanted, right?!
- Here, we chose the value of (W/L) for bias nMOS to be 1/5, so that it generates enough voltage at bias current = 1  $\mu$ A and remains in saturation. In this case, it is  $V_{GS} = 592.274 \ mV$ .



# DESIGN METHODOLOGY



This is a miller compensated OTA with zero cancellation resistors

$$A_0 = \frac{G_{m_1}}{G_1} \times \frac{G_{m_2}}{G_{1L}}$$

$$Z = \frac{1}{C_L \left( \frac{1}{C_{1m_2}} - R_C \right)}$$

. For this to be LHZ we need 
$$\left[ R_{c} > \frac{1}{G_{m2}} \right]$$

$$\phi_{M} \approx 90^{\circ} - tom^{-1} \left( \frac{w_{u}}{p_{z}} \right) - tom^{-1} \left( \frac{w_{u}}{p_{3}} \right) - tom^{-1} \left( \frac{w_{u}}{z} \right)$$

Now here,
$$G_{1m} = g_{m1}, 2$$

$$G_{1m2} = g_{m5}$$

$$G_{11} = g_{ds2} + g_{ds4}.$$

$$G_{12} = g_{ds5} + g_{ds6}$$

$$G_{12} = g_{ds5} + g_{ds6}$$


$$G_{13} \approx G_{35}$$

$$G_{14} \approx G_{35}$$

$$G_{15} + G_{15} + G_{15}$$

$$G_{15} + G_{15} + G_{15}$$

We want to use this OPAMP in negative f/b.
Circuit looks like this:-



According to of 0.1.1. ever in steady state,  $1 - \frac{A}{1+A} \leq \frac{0.1}{100}$ → A > 999 ⇒ DC open loop gain > 60 dB > \$\phi > 60° (for no peaking). >> Wa3dB > 20 MHZ (Theoretically Wads & Wu > Wu > 20 MHZ) Now, if we assure Cc, C, >> 9  $1 p_2 \approx \frac{G_{1m_2}}{G}$ => b1 & GI  $p_3 \approx \frac{1}{R_c q}$ ,  $z = \frac{1}{Gm \left(\frac{1}{Gm} - R_c\right)}$ Also, for first order behaviour near wu, (# poles - # zeroes) before Cu. = 1. p, << 130 M rad/s. gds2+gds4 << = 20×10 rad/s Cc 9ms 200 ps p2 > 120 Mradlo. => (Gim2 > 400 MS)

Aloo

Asseming, z and p3 don't contribute much.

around co = cu.

p2 ≈ 2 wu. ≈ 40 MHz.

Fransistor level design

ID2 ~ 180 MA for Vov ~ 0, 20 375

But Iout ≈ 0.9V ≈ 45 MA

> I bias for 2nd stage ≈ 100 MA

Also, gain of second stage >gain of first stage

 $\frac{G_{1}m_{2}}{G_{1}} > \frac{G_{1}m_{1}}{G_{1}}$ 

 $\frac{(9m\varsigma)}{(2\varsigma)} = 8$   $\Rightarrow$  We choose  $L = 0.18 \mu m$  $W = 50 \mu m$ .

 $\left(\frac{W}{L}\right) \approx 270$ 

Ao = 1000 - gm, x 800 / gdsz+gds4 On generating Look-up-table, we observe, on varying Io/w, gds/w does not vary much we tweak gm, to get appropriate  $g_{m_1} \propto \sqrt{\frac{\Gamma}{W}}$ And gds & . W I Instead of reducing W, we choose to increase Ip. For given specs, ID, \$50 MA selo DC loop gain appropriately. gm, ~ 430 µS/ = 2 ID1/2 Assume Vov & 0,12V > In/2 = 25 MA > In = 50 MA. Voffset = 0  $\Rightarrow \left(\frac{\Gamma}{W}\right)_{3,4,5} = same$  $\Rightarrow \left(\frac{\text{Top}}{N}\right)_{3,4} = \left(\frac{\text{Toz}}{N}\right)_{5}$ For Mo, to carry I MA and maintain (VTh & 490 mV) (VOV × 0.1V) Vgs & 600mV

$$W_b = l \mu m$$

$$L_b = 5 \mu m$$

$$\left(\frac{W}{L}\right)_b = \left(\frac{1}{5}\right)$$

On simulation, Ip2  $\approx$  49.6  $\mu$ A  $I_{D2} \approx 1.08 \mu A$ 

Now, after simulations certain values did not match due to various assumptions in pole locations, Vor values etc.

Hence fine tuning in W and L values were required after observing behaviour through simulations.

Overall gm and gds values were then noted and attached below.

Method of Fine tuning

$$g_{m} = \frac{2I_{D}}{V_{OV}}$$
  $I_{D} \propto \frac{W}{L} \left( \frac{V_{OV}}{V_{OV}} \right)^{2}$ 

$$\rightarrow$$
 9 Vov I and Ip is constant,  $(\frac{W}{L})^{\uparrow}$ .

→ Yuned W majorly to increase gm.
while gds  $x_{L2}^{\perp}$   $\Rightarrow$   $L \downarrow \Rightarrow$  gds  $\uparrow$  more significantly.

After phase margin and loop gain simulations, initial guess of  $C_c = 800 \text{ ff}$ . This was later fine tuned to  $C_c = 300 \text{ ff}$  (based on positive / negative effect on phase margin).

Similarly initial guess of  $R_c = 1250 \text{ Jz}$ .

This introduced a third pole which significantly degraded phase margin, Hence, the need to introduce LHZ by setting  $R_c = 10 \text{ k sz}$  which ensured

no peaking closed loop response ( $\phi_M > 60^\circ$ ).

Ce = 300 ff , Rc = 10 ksz.

# **Block Level Design Summary:**


Gm1	430 μS	Gm2	6.6 mS
G1	1.2 μS	G2	525 μS
GL	200 μS	CL	20 pF
Сс	300 fF	Rc	10 kΩ

# <u>Transistor Level Design Summary:</u> (refer to naming in circuit drawn)


1. DC operating parameters of  $M_b$ :

		Results Display Window	_ 0 X
Window Expres	sions Info <u>H</u> elp		cādence
signal	OP("/I5/NM4"	"??")	i i
csg	-28.1837f		
CSS	36.2657f		
cssbi	35.9031f		
ft	NaN		
fug	50.5901M		
gbd	8.69994z		
gbs	0		
gds	15.7129n		
gm	10.2186u		
gmb	2.94073u		
gmbs	2.94073u		
gmoverid	10.2186		
ī1	999.999n		
i3	-999.999n		
14	-78.3313a		
ib	NaN		
ibd	-78.3313a		
ibe	-592.353f		
ibs	0		
ibulk	-78.3313a		$\cup$
id	999.999n		
idb	78.3278a		
ide	1u		
ids	999.999n		
ig	NaN		
igb	0		
igcd	0		
igcs	0		
ied	0		


#### 2. DC operating parameters of $M_0$ :




## 3. DC operating parameters of $M_{1,2}$ :




#### 4. DC operating parameters of $M_{3,4}$ :



## 5. DC operating parameters of $M_5$ :



#### 6. DC operating parameters of $M_6$ :



<u>Note:</u> The values of W/L were tuned after simulating the initial values of W and L, to get the required values of Gm1, Gm2, G1 and G2. Method of tuning is explained in the Design methodology.

 $I_{O2}$ 


1.08 \* 10<sup>-3</sup> A

50 \* 10<sup>-6</sup> A

 $I_{01}$ 

# **Results:**

# a. Result #1:



Gm1	430.566 μS	Gm2	6.674 mS
G1	1.165 μS	G2	524.474 μS
GL	200 μS	CL	20 pF
Сс	300 fF	Rc	10 kΩ

 $V_{OUT} = 0.900443 V$ 

The above circuit shows all DC bias voltages, indicating saturation operation for each transistor. gm, gds and ids values of each transistor is tabulated and mentioned under transistor level design summary.

Upon comparison, we find the values to be similar and tabulated above:

$$DC Loop Gain = \frac{Gm1 * Gm2}{G1 * (GL + G2)} = 3404.68$$


This implies a loop gain of 70.6415 dB. But we don't obtain such gain as various approximations such as  $G_2 << G_L$ , gain of stage 2 > gain of stage 1, etc. fail.

## **b. Result #2:**

Bode plot of Loop gain: **DC gain = 60.044 dB**.

Unity Gain frequency = 40.4671 MHz and Phase margin = 60.16°

Test-bench Circuit for simulating open-loop gain:






Figure (a): Open loop gain = 60.044 dB



Figure (b): Unity gain frequency = 40.4671 MHz



Figure (c) : Phase Margin =  $60.1671^{\circ}$ 






Figure (d): Loop gain Phase plot




Stability Summary of open loop frequency response

# c. Result #3:

Test-bench Circuit for simulating closed-loop frequency response:





Closed Loop frequency response

3-dB bandwidth frequency = 66.8794 MHz.

This value is on the bit higher side due to less chosen value of Cc. This is because it also influences phase margin due to location of non-dominant pole. Hence, for increasing phase margin, a relatively small value of Cc is chosen as a design iteration.

Also, as shown in graph, we observe no peaking as phase margin  $> 60^{\circ}$ .

## d. Result #4:

error % = 
$$\frac{1.000436-1}{1}$$
 \* 100 = 0.0436% < 0.1%

(when step input of 100 mV is applied to closed loop system)

