



Parameter Extraction and Circuit Fabrication

2DA1201Y PNP TRANSISTOR



Group - 2

Adrija Bera (210071)

Aniket Sen (210134)

Devendra Saini (241040608)

Pratyush Amrit (210762)

Parameters extraction using reverse engineering

1 . Estimation of Ideality factor

since $I_C = I_0 \exp \frac{V_{EB}}{nV_T}$ taking log both sides

$$\Rightarrow V_{EB} = 2.303nV_T \log I_C - 2.303nV_T \log I_0$$

$$y = mx + c$$

$$m = 2.303nV_T, y = V_{EB} \& x = \log I_C$$

$$m = 0.0807 \& n=1.07$$

$$\boxed{\text{Ideality factor } n \approx 1}$$




Figure 8: $V_{BE(ON)}$ vs. I_C

2. Power limit variation with temperature




Figure 4: Derating curve

- $R_{\theta JA}$ is the thermal resistance from the junction to ambient, measured in $^{\circ}\text{C}/\text{W}$.
- T_{junction} is the temperature at the junction of the transistor.

From graph , Thermal resistance is $83^{\circ}\text{C}/\text{W}$

Estimation of doping

$$W_{BC} = \sqrt{\frac{2\epsilon_s (V_{in} + V_{CBO})}{q} \left(\frac{1}{N_{DB}} + \frac{1}{N_{AC}} \right)}$$

$$W_{BC} \approx \sqrt{\frac{2\epsilon_s (V_{in} + V_{CBO})}{qN_{AC}}} ; \text{ Assuming } N_{DB} > 10N_{AC}$$

Maximum Ratings (@T_A = +25°C, unless otherwise specified.)

Characteristic	Symbol	Value	Unit
Collector-Base Voltage	V _{CBO}	-120	V
Collector-Emitter Voltage	V _{CEO}	-120	V
Emitter-Base Voltage	V _{EBO}	-7	V
Continuous Collector Current	I _C	-800	mA
Peak Pulse Current (Note 6)	I _{CM}	-3	A
Base Current	I _B	-160	mA

To avoid Avalanche breakdown just at the boundary, $V_o + V_{CBO} = \frac{1}{2} E_{crit} W_{BC}$ Figure 9: Maximum Ratings of the device

Where, $V_{CBO} = 120$ V is much greater than Built in potential across base-collector $V_o \approx 0.7$ V & $E_{crit} \approx 5 \times 10^5$ V/cm for silicon. Hence,

$$V_{CBO} = \frac{1}{2} (E_{crit}^2 \frac{\epsilon_s}{q}) \left(\frac{1}{N_{AC}} \right)$$

Therefore, on substituting corresponding value we can estimate N_{AC}

$$N_{AC} = 6.74 \times 10^{15} \text{ cm}^{-3}$$

Similarly,

$$W_{EB} \approx \sqrt{\frac{2\epsilon_s (V_o + V_{EB})}{qN_{DB}}} ; \text{ Assuming } N_{AE} > 10N_{DB}$$

Where, $V_{EBO} = 7$ V Built in potential across emitter-base $V_o \approx 0.8$ V $\Rightarrow V_{EBO} + V_o \approx 7.8$ V. Hence,

$$V_{EBO} + V_o = \frac{1}{2} E_{crit}^2 \frac{\epsilon_s}{qN_{DB}}$$

$$N_{DB} = 1.29 \times 10^{17} \text{ cm}^{-3}$$

$$N_{AE} = 7 \times 10^{18} \text{ cm}^{-3}$$

$$N_{AE} > 10N_{DB} \text{ assuming,}$$

Current Gain (α_f and β), Base width

From the h_{FE} Vs $-I_C$ graph at $T = 25^\circ C$ we have,

$$\beta = 175 \text{ Since, } \beta = \frac{\alpha_f}{1 - \alpha_F} \Rightarrow \alpha_f = \frac{175}{176} = 0.9943$$

$$\alpha_f = \frac{I_C}{I_E} \approx \frac{I_{Cp}}{I_{Ep} + I_{En}} = B\gamma \quad B = 1 - \frac{W_B^2}{2L_p^2}, \text{ where } L_p^2 = D_P\tau_p \quad \gamma = \left[1 + \frac{D_n W_B N_{DB}}{D_P W_E N_{AE}}\right]^{-1}$$

Assuming $\gamma \approx 1$ as observed from its expression, from Base transport factor $B \approx 1 - \frac{W_B^2}{2L_p^2}$

$$\Rightarrow \frac{W_B^2}{2L_p^2} = 5.7 \times 10^{-3}$$

Typically, $L_p \approx 100\mu m$ to $300\mu m \Rightarrow W_B \approx 10.67\mu m$ to $30\mu m$, Assuming $L_p = 125\mu m$

$$\frac{W_B^2}{2L_p^2} = 5.7 \times 10^{-3} \Rightarrow W_B = 13.34\mu m$$

$\tau_d = \frac{W_B^2}{2D_p}$, generally $D_p \approx 5 \text{ cm}^2 \text{ s}^{-1}$ to $20 \text{ cm}^2 \text{ s}^{-1}$ Assuming $D_p = 15 \text{ cm}^2 / \text{s}$

$$\tau_d = 62 \text{ ns} \Rightarrow W_B = 13.63\mu m$$

$W_B = 13.7\mu m$ which also ensures base is safe from Punch-through.




Figure 10: h_{FE} Vs $-I_C$

Cross-Sectional Area A & other parameters

From figure 8, $I_C = 2mA$ at $V_{EB} = 0.6V$ & $T=25^\circ C$ in forward bias,

$$I_C \approx I_E \text{ \& } I_E = \frac{qAD_p n_i^2}{N_{DB} W_B} \exp\left(\frac{V_{EB}}{V_t}\right)$$

$$I_E = K \exp\left(\frac{V_{EB}}{V_t}\right), K = \frac{qAD_p n_i^2}{N_{DB} W_B} \Rightarrow K = 1.95 \times 10^{-13} A$$

hence, the cross-sectional area A is given by, $D_p \approx 5 \text{ cm}^2 \text{ s}^{-1} \text{ to } 20 \text{ cm}^2 \text{ s}^{-1}$ Assuming $D_p = 15 \text{ cm}^2 \text{ s}^{-1}$

$$A = \frac{kN_{DB}}{qn_i^2} \left(\frac{W_B}{D_p}\right) \Rightarrow \boxed{A = 6.5 \text{ mm}^2}$$

$$\boxed{f_T = \frac{g_m}{2\pi(C_\pi + C_\mu)}}$$

$$g_m = \frac{\beta_o}{r_\pi}$$

From graph of h_{FE} vs. I_C , at $25^\circ C$, $\beta = 175$. Also,

$$r_\pi = \frac{V_A}{I_C} \Rightarrow \boxed{r_\pi = 2.45 K\Omega}$$

$$(C_\pi + C_\mu) = \frac{g_m}{2\pi f_T} \Rightarrow \boxed{C_{\text{parasitic}} = 71 \text{ pF}}$$




Figure 8: $V_{BE(ON)}$ vs. I_C





Figure 11: Circuit used for f_T calculation of transistor

Circuit Diagram and Parameters calculations



From h_{FE} vs. I_C plot as shown in figure 8,

$$\beta = 175$$

From $V_{BE(ON)}$ vs. I_C plot, assuming forward active mode of operation

$$V_{EB(ON)} = 0.7V \Rightarrow I_C = 100mA.$$

$$\Rightarrow I_B = \frac{I_C}{\beta} \approx 0.57mA$$

Also, using KCL,

$$\begin{aligned} I_E &= I_C + I_B \approx I_C = 100mA \\ \Rightarrow \frac{I_E}{\beta} &= \frac{V_{EE} - V_E}{\beta R_E} = \frac{V_{BB} - (V_E - V_{EB})}{R_B} = I_B \end{aligned}$$

Rearranging terms to get the expression for V_E ,

$$V_E = \frac{\beta R_E (V_{BB} + V_{EB}) - V_{EE} R_B}{\beta R_E - R_B}$$

Let's say, we wish to obtain $V_{CE} = -5V$ for forward active mode $\Rightarrow V_E = 5V \Rightarrow V_B = 4.3V, V_{EB} = 0.7V$.

Let's choose $V_{BB} = 10V$.

$$\Rightarrow R_B = \frac{V_{BB} - V_B}{I_B} = 10k\Omega$$

Similarly, let's choose $V_{EE} = 25V$.


$$\Rightarrow R_E = \frac{V_{EE} - V_E}{I_C} = 200\Omega$$

Hence, for the values $\beta = 175, R_E = 0.2k\Omega, R_B = 10k\Omega$,


$$V_{CE} = -5V, I_E = 100mA$$

This fixes I_B and V_B as well.


Fabrication Process Overview




1. Selecting p^+ -Si as substrate




2. Forming the n -buried Si layer by CVD and CMP method




3. Forming the sub-collector region deposition followed by the isolation trenching



6. Formation of the metal contacts post deposition of n -poly and p -poly Si layer



5. Deposition of the emitter Layer




4. Deposition of the Base region followed after collector region





Substrate Selection

P-substrate requires :

- High resistivity (25 Ω -cm to 50 Ω -cm) \rightarrow doping level : 10^{15} cm^{-3}
- Si has (100) orientation \rightarrow better interfaces, lesser defects



N-well formation







Thermal oxidation
PR application

Photolithography
Etching of SiO₂

Etching of Si
(removal of PR also)

Formation of
n-buried layer using
CVD

Isolating the Active Regions



Si_3N_4 layer using CVD

Apply PR, lithography

Etching of Si_3N_4





Growth of p^+ sub
collector region using
CVD

Regrowth of Si_3N_4







Lithography to
expose isolation
plugs of SiO_2

Growth of SiO_2
regions using CVD
(these act as isolation
for active regions)


PNP Region Formation

Part of Device	Lateral view	Top view of Mask used
Sub - Collector	 <p>A cross-sectional diagram showing the formation of the Sub-Collector region. It features a p^+ substrate with an n-buried layer. A p^+ region is formed on top of the n-buried layer, surrounded by Si_3N_4 layers. A green layer is on top of the p^+ region.</p>	 <p>A top-down view of the mask used for the Sub-Collector region. It shows a central white square with dimensions 3100 (width) and 2600 (height). This square is surrounded by a yellow border with a width of 200 units on all sides.</p>
Collector	 <p>A cross-sectional diagram showing the formation of the Collector region. It features a p^+ substrate with an n-buried layer. A p region is formed on top of the n-buried layer, surrounded by p^+ regions. A green layer is on top of the p region.</p>	 <p>A top-down view of the mask used for the Collector region. It shows a central white square with dimensions 2600 (width) and 2600 (height). This square is surrounded by a yellow border with a width of 200 units on all sides.</p>

PNP Region Formation

Part of Device	Lateral view	Top view of Mask used
n^+ region	 A cross-sectional diagram showing the formation of the n^+ region. It features a p^+ substrate with an n -buried layer. A p^+ region is formed on top of the n -buried layer. The diagram is labeled with p^+ substrate, n -buried layer, and p^+ .	 A top-down view of the mask used for the n^+ region. It shows a rectangular area with dimensions 200 (width) and 2600 (height). The mask is yellow, and the opening is white. The opening is centered horizontally and vertically within the mask area.
Base (n region)	 A cross-sectional diagram showing the formation of the base (n region). It features a p^+ substrate with an n -buried layer. An n region is formed on top of the n -buried layer. The diagram is labeled with p^+ substrate, n -buried layer, and n .	 A top-down view of the mask used for the base (n region). It shows a rectangular area with dimensions 200 (width) and 2600 (height). The mask is yellow, and the opening is white. The opening is centered horizontally and vertically within the mask area.
Emitter (p^+ region)	 A cross-sectional diagram showing the formation of the emitter (p^+ region). It features a p^+ substrate with an n -buried layer. A p^+ region is formed on top of the n -buried layer. The diagram is labeled with p^+ substrate, n -buried layer, and p^+ .	 A top-down view of the mask used for the emitter (p^+ region). It shows a rectangular area with dimensions 200 (width) and 2600 (height). The mask is yellow, and the opening is white. The opening is centered horizontally and vertically within the mask area.

Resistor Fabrication



$$L = \frac{R \cdot A}{\rho}$$

Area = 500 μm²

Resistivity = 0.1 ohm-cm for a concⁿ of 10¹⁷ cm⁻³


For R = 200 ohms

$$L = \frac{200 \, \Omega \cdot 5 \times 10^{-6} \, \text{cm}^2}{0.1 \, \Omega \cdot \text{cm}} = 100 \, \mu\text{m}$$

For R = 10k ohms

$$L = \frac{10,000 \, \Omega \cdot 5 \times 10^{-6} \, \text{cm}^2}{0.1 \, \Omega \cdot \text{cm}} = 5000 \, \mu\text{m}$$

Followed by etching of the SiO₂ mask and Silicon wafer, the resistance is formed by LPCVD on the substrate with AsH₃ as impurity.



Mask for Resistance Formation

Metal Contact Formation




CVD of $Si_3N_4 \rightarrow$
 PR application \rightarrow
 Photolithography \rightarrow
 Etching of $Si_3N_4 \rightarrow$
 CVD n -poly Si


CVD of $Si_3N_4 \rightarrow$
 PR application \rightarrow
 Photolithography \rightarrow
 Etching of $Si_3N_4 \rightarrow$
 CVD p -poly Si

Deposition of Al
 metal contacts - DC
 magnetron Bias
 Sputtering

Final View of the Proposed Structure



Lateral View



Top View

THANK YOU!