Project – 1

DLL (Delay Locked Loop) Design EE698G

Submitted by : ADRIJA BERA

210071

Specifications to be met:


Reference frequency: 600 MHz to 700 MHz

Static phase Offset : ≤ 25ps


All transistors are used from gpdk180 library, with supply voltage as 1.8V.

SCHEMATICS:


1. Bias Circuit for VCDU:




2. Current starved Inverter



3. Buffer (based on above architecture)




4. Final VCDL symbol view (8 VCDUs are cascaded together)




Plot 1: tp vs Vc plot for all corners Min frequency = 426.673 MHz Max frequency = 813.874 MHz


Red : fast Blue : nominal Green : slow



Plot 2: Kdl vs Vc for all corners



Plot 3: Pdl vs Vc for all corners




Schematics:

5. D_FF with asynchronous reset :


The following modified code was used to obtain D_FF with asynchronous reset option.

```
// VerilogA for dll_design, dff_reset, veriloga
`include "constants.vams"
`include "disciplines.vams"
module dff_reset(vin_d, vclk, vout_q, vout_qbar, reset);
input vclk, vin_d, reset;
output vout_q, vout_qbar;
electrical vout_q, vout_qbar, vclk, vin_d, reset;
parameter real vlogic_high = 5;
parameter real vlogic_low = 0;
parameter real vtrans_clk = 2.5;
parameter real vtrans = 2.5;
parameter real reset_trans = 2.5;
parameter real tdel = 3u from [0:inf);
parameter real trise = 1u from (0:inf);
parameter real tfall = 1u from (0:inf);
   integer x;
   analog begin
      @ (cross( V(vclk) - vtrans_clk, +1 ) or cross(V(reset) - reset_trans, +1))
                if(V(reset) > reset_trans)
                        x = 0;
                else if (V(vin_d) > vtrans)
                        x = 1;
                else
         V(vout_q) <+ transition( vlogic_high*x + vlogic_low*!x,</pre>
                                    tdel, trise, tfall );
         V(vout_qbar) <+ transition( vlogic_high*!x + vlogic_low*x,</pre>
                                       tdel, trise, tfall );
    end
endmodule
```



Symbol for D_FF_reset

6. PFD (Phase Frequency Detector) schematic




Here, we add trst in AND gate as time taken for it to reset both UP and DN signals.


irst is a special reset pin which helps to ignore first edge of the signal. Hence, false locking is avoided.


Also for design purposes, we have set trst = 50ps.

7. Charge Pump schematic




Plot 4: Transient locking behavior of DLL under 'fast' condition






Delay = 274.9844 ns - 273.3338 ns = 1.6506 ns Static phase offset = Delay - 1/(ref frequency) = -16.067 ps (\leq 25 ps)

Plot 5: Transient locking behavior of DLL under 'slow' condition





Delay = 197.1481 ns - 195.7148 ns = 1.4333 ns Static phase offset = Delay - 1/(ref frequency)= 4.728 ps (\le 25 ps) Table :

Table 1:

C = 0.5pF

Corner	f _{ref} (MHz)	$V_{c}(V)$	$K_{dl,s}$ $(ns V^{-1})$	<i>I_{CP}</i> (μΑ)	$\omega_u (Mrad s^{-1})$
fast	600MHz	788.53 mV	-2.6487	340	1080.66
slow	700MHz	1.075478 V	-1.069514	245	366.843

$$\begin{aligned} \omega_u &= \frac{K_{dl,r} * I_{CP}}{2\pi C} \\ K_{dl,r} &= -K_{dl,s} * 2\pi f_{ref} \\ \omega_u &= \frac{|K_{dl,s}| * I_{CP} * f_{ref}}{C} \end{aligned}$$

Table 2:

Corner	Power Consumption (mW)		
fast	4.831		
slow	7.257		

Design Methodology of the DLL design is as follows:

Design Methodology.

(1) Design of current started inverter (and hence VCDU)

As discussed in class, current starved inverter was used with a bias current.

Here, I tried to make the common to the and type equal. Also, it was ensured that all transistors remain in saturation.

Anitially, bias transistor was sized so that it remains just in saturation. Hence $\left(\frac{W}{L}\right)_{b} = \left(\frac{24}{180}\right)$

Nove, for current starved inverter, I set

(1) p = 5 for tplh = tpll. and the

transisters which act as southers are sized at minimum sizes. This is because me need to use them as societates and Copy will be less for lower. wize. I'Now, after the sizes are set; we concade initially 5 stages and whech for the

fast and slove corners to be mel. In order to meet the corners, we tweak number of stages accordingly and at N=8, the corners are met appropriately. Also, weak current source ensured that for low values of Ve, it does not drawe more current, After cascading 8 mils, parametric analysis was run stepping Ve from 0,4V to 1,4V. Instead of tweaking sizes of transistors to meet corners, no. of VCDUS were tweaked. 2. DFF with asynchronous reset was made by modifying verilog A code for DFF. The code is attached.

After DFF with reset is made, we make the attached architecture the du additional D-FF is added which is used to ignore first rising edge (so that false locking does

not happen). Also test was a parameter which was adoded to AND gate.

4. Charge Pump

Drain switched architecture was chosen for this. Initially a bias current of 10 pt passes through bias transstor with (W) = (4) so that it is just in saturation.

Here we need switches, hence we use minimum sizes of $(W)_n = \begin{pmatrix} 450m \\ 180m \end{pmatrix}$ and $(W)_p = \begin{pmatrix} 2u \\ 180m \end{pmatrix}$.

Now, we assigned some sizes by guess initially and put it in loop. Based on the static phase offset observed in loop, sizes in charge pump are treaked. We try to match Ivp and IDN by adding (almost) wideal OPAMP. This OPAMP has high gain and UGF so that it gives almost convergence.

None for static phase offset, acc. to spers, it should be less than 25 ps.

(FUP-IDN) trut = IUP(tos) tos. X trut eso, to reduce tos, test is kept at 50 ps (constant, let's say). and Iup is increased. Hence, sizing is done by uncreasing sizes of PMOS and consequently * NMOS as well, Also, saturation for all transistors is maintained. 5. Loop filter. Initial choice of Loop filter was done Now, for settling of loop as well, we require that wrof > wu. wrof > TC Also wu = = |Kolls| × Iep × trif Hence value of doop filter was set accordingly.

6. Initialization of Capacitor voltage

duitially DLL locking happened for fast corner, However due to changes made in Charge pump and loop filter, changes in to vs Vc characteristics for to slow corner happens and harmonic locking takes places. As a result, instead of starting from Vc=0, Vc is initialized to 1.7 V. asal. As a result, & instead of locking to harmonics of Tref, it locks to Tref. (Since Ve is decreased due to offset in UP and DN currents).

Now for both corners, we set we much that wref > Tr...

This also gives a grough estimate of loop filter value to be chosen.

The disign was made by taking $\frac{w_{\text{ref}}}{\omega u} = \pi$. and further tweaked.