

Project – 1

DLL (Delay Locked Loop) Design EE698G

Submitted by : ADRIJA BERA
210071

Specifications to be met :


Reference frequency : 600 MHz to 700 MHz

Static phase Offset : $\leq 25\text{ps}$


All transistors are used from gpdk180 library , with supply voltage as 1.8V.

SCHEMATICS :


1. Bias Circuit for VCDU :




2. Current starved Inverter



3. Buffer (based on above architecture)



4. Final VCDL symbol view (8 VCDUs are cascaded together)



Plot 1 : tp vs Vc plot for all corners


Min frequency = 426.673 MHz

Max frequency = 813.874 MHz


Red : fast

Blue : nominal


Green : slow



Plot 2 : Kdl vs Vc for all corners



Plot 3 : Pdl vs Vc for all corners



Schematics:

5. D_FF with asynchronous reset :

The following modified code was used to obtain D_FF with asynchronous reset option.


```
// VerilogA for dll_design, dff_reset, veriloga

`include "constants.vams"
`include "disciplines.vams"

module dff_reset(vin_d, vclk, vout_q, vout_qbar, reset);
input vclk, vin_d, reset;
output vout_q, vout_qbar;
electrical vout_q, vout_qbar, vclk, vin_d, reset;
parameter real vlogic_high = 5;
parameter real vlogic_low = 0;
parameter real vtrans_clk = 2.5;
parameter real vtrans = 2.5;
parameter real reset_trans = 2.5;
parameter real tdel = 3u from [0:inf);
parameter real trise = 1u from (0:inf);
parameter real tfall = 1u from (0:inf);


integer x;

analog begin
  @ (cross( V(vclk) - vtrans_clk, +1 ) or cross(V(reset) - reset_trans, +1))
    if(V(reset) > reset_trans)
      x = 0;
    else if (V(vin_d) > vtrans)
      x = 1;
    else
      x = 0;
  V(vout_q) <+ transition( vlogic_high*x + vlogic_low!*x,
                        tdel, trise, tfall );
  V(vout_qbar) <+ transition( vlogic_high!*x + vlogic_low*x,
                          tdel, trise, tfall );
end
endmodule
```



Symbol for D_FF_reset

6. PFD (Phase Frequency Detector) schematic




Here, we add `trst` in AND gate as time taken for it to reset both UP and DN signals.



`irst` is a special reset pin which helps to ignore first edge of the signal. Hence, false locking is avoided.

Also for design purposes, we have set `trst` = 50ps.

7. Charge Pump schematic



Plot 4 : Transient locking behavior of DLL under 'fast' condition





$$\text{Delay} = 274.9844 \text{ ns} - 273.3338 \text{ ns} = 1.6506 \text{ ns}$$

$$\text{Static phase offset} = \text{Delay} - 1/(\text{ref frequency})$$

$$= -16.067 \text{ ps } (\leq 25 \text{ ps})$$

Plot 5 : Transient locking behavior of DLL under 'slow' condition



$$\text{Delay} = 197.1481 \text{ ns} - 195.7148 \text{ ns} = 1.4333 \text{ ns}$$

$$\text{Static phase offset} = \text{Delay} - 1/(\text{ref frequency})$$

$$= 4.728 \text{ ps} (\leq 25 \text{ ps})$$

Table :

Table 1 :

C = 0.5pF

Corner	f_{ref} (MHz)	V_c (V)	K_{dl,s} (ns V⁻¹)	I_{CP} (μA)	ω_u (Mrad s⁻¹)
fast	600MHz	788.53 mV	-2.6487	340	1080.66
slow	700MHz	1.075478 V	-1.069514	245	366.843

$$\omega_u = \frac{K_{dl,r} * I_{CP}}{2\pi C}$$

$$K_{dl,r} = -K_{dl,s} * 2\pi f_{ref}$$

$$\omega_u = \frac{|K_{dl,s}| * I_{CP} * f_{ref}}{C}$$

Table 2 :

Corner	Power Consumption (mW)
fast	4.831
slow	7.257

Design Methodology of the DLL design is as follows :

Design Methodology

(1) Design of current starved inverter (and hence VCDU)

As discussed in class, current starved inverter was used with a bias circuit.

Here, I tried to make ~~the current~~ t_{pLH} and t_{pHL} equal. Also, it was ensured that all transistors remain in saturation.

Initially, bias transistor was sized so that it remains just in saturation.

$$\text{Hence } \left(\frac{W}{L}\right)_b = \left(\frac{24}{180n}\right)$$

Now, for current starved inverter, I set

$$\frac{\left(\frac{W}{L}\right)_p}{\left(\frac{W}{L}\right)_n} = 5 \text{ for } t_{pLH} = t_{pHL} \text{ and the}$$

transistors which act as ^{weak current sources} ~~switches~~ are sized at minimum sizes. This is because we need to use them as ^{weak sources} ~~switches~~ and C_{seg} will be less for lower size. Now, after the sizes are set; we cascade initially 5 stages and check for the

fast and slow corners to be met.

In order to meet the corners, we tweak number of stages accordingly and at $N=8$, the corners are met appropriately.

Also, weak current source ensured that for low values of V_c , it does not draw more current.

After cascading 8 units, parametric analysis was run stepping V_c from 0.4V to 1.4V.

Instead of tweaking sizes of transistors to meet corners, no. of VCDUs were tweaked.

2. DFF with asynchronous reset was made by modifying verilog A code for DFF.

The code is attached.

3. PFD.

After DFF with reset is made, we make the attached architecture.

~~The~~ In ~~add~~ this design, one additional D-FF is added which is used to ignore first rising edge (so that false locking does

not happen). Also t_{rst} was a parameter which was added to AND gate.

4. Charge Pump

Drain switched architecture was chosen for this. Initially a bias current of $10 \mu\text{A}$ passes through bias transistor with $\left(\frac{W}{L}\right) = \left(\frac{4}{1}\right)$ so that it is just in saturation.

Here we need switches, hence we use minimum sizes of $\left(\frac{W}{L}\right)_n = \left(\frac{450\text{nm}}{180\text{nm}}\right)$ and $\left(\frac{W}{L}\right)_p = \left(\frac{2.4}{180\text{nm}}\right)$.

Now, we assigned some sizes by guess initially and put it in loop. Based on the static phase offset observed in loop, sizes in charge pump are tweaked. We try to match I_{up} and I_{dn} by adding (almost) ideal OPAMP. This OPAMP has high gain and UGF so that it gives almost convergence.

Now for static phase offset, acc. to specs, it should be less than 25ps .

$$(I_{up} - I_{DN}) t_{rst} = I_{up}(t_{os})$$

$$t_{os} \propto \frac{t_{rst}}{I_{up}}$$

So, to reduce t_{os} , t_{rst} is kept at 50 ps (constant, let's say).

and I_{up} is increased. Hence, sizing is done by increasing sizes of PMOS and consequently ~~the~~ NMOS as well.

Also, saturation for all transistors is maintained.

~~the~~ ~~the~~

5. Loop filter.

Initial choice of loop filter was done at 2 pF.

Now, for settling of loop as well, we require that $\frac{\omega_{ref}}{\pi} > \omega_u$.

$$\Rightarrow \frac{\omega_{ref}}{\omega_u} > \pi$$

$$\text{Also } \omega_u = \frac{|K_{dls}| \times I_{cp}}{2\pi C}$$

$$= \frac{|K_{dls}| \times I_{cp} \times t_{ref}}{C}$$

Hence value of loop filter was set accordingly.

6. Initialization of Capacitor voltage

Initially DLL locking happened for fast corner. However due to changes made in charge pump and loop filter, changes in I_p vs V_c characteristics for ~~the~~ slow corner happens and harmonic locking takes place.

As a result, instead of starting from $V_c = 0$, V_c is initialized to 1.7V. ~~and~~.

As a result, ~~the~~ instead of locking to harmonics of T_{ref} , it locks to T_{ref} . (Since V_c is decreased due to offset in UP and DN currents).

Now for both corners, we ~~to~~ set ω_n such that $\frac{\omega_{ref}}{\omega_n} > \pi$.

This also gives a rough estimate of loop filter value to be chosen.

The design was made by taking $\frac{\omega_{ref}}{\omega_n} = \pi$ and further tweaked.