

MOV E, I

HLT

7th

ii) USING XCHG

Dec

LXI B, 1122H

LXI D, 3344H

MOV H, B

MOV L, C

XCHG

MOV B, H

MOV C, L

HLT

• Note: Hardware model \hookrightarrow DIY

• instn format

$\left\{ \begin{array}{l} 1 \text{ byte} \\ 2 \text{ byte} \\ 3 \text{ byte} \end{array} \right\}$ word

• instn type

classification

$\left\{ \begin{array}{l} \text{Data transfer} \\ \text{Arithmetic} \\ \text{Logical} \\ \text{Branching} \\ \text{Miscellaneous} \end{array} \right.$



iii Arithmetic group instn

\hookrightarrow implicitly assumes A is one of operand

\hookrightarrow modifies flag

\hookrightarrow Result stored in A.

① ADD R/M

ADD R \hookrightarrow reg dir

ADD M \hookrightarrow reg ind

\hookrightarrow 1 byte instn

\hookrightarrow Adds content of reg/mem to contents of A & stores result in A.

\hookrightarrow Result greater than 8 bit,

if

carry flag \rightarrow set

Ex:

ADDE; $A \leftarrow A + E$

ADD M; $A \leftarrow A + [M]$

1. WAP to add reg D & data at location 4050H. Store result at 5000H.

LDA 4050H

ADD D

STA 5000H

HLT

ii) USING HL pair

LXI H, 4050H

MOV A, D

ADD M

LXI H, 5000H

MOV M, A

HLT

ADI Immediate

ii) ADI 8 bit data

↳ 2 byte instrn

↳ Adds 8 bit data w. contents of A & stores result in A

Ex: ADD B7H

↳ $A \leftarrow A + B7H$

w. 2's complement

SUB R → reg dir

SUB M → reg indir

Date _____
Page _____

(iii) SUB R/M

↳ 1 byte subtract instⁿ

↳ subtracts content of reg / memory w. content of A & stores result in A.

• EQ: SUB R ; $A \leftarrow A - R$

SUB M ; $A \leftarrow A - [M]$

(iv) SUI 8 bit data → immediate data

↳ 2 byte immediate sub. instⁿ

↳ sub 8 bit data w. content of A & stores result in A.

• EQ:

SUI D3H ; $A \leftarrow A - D3H$

(v) INR / M → Reg dir

↳ increment

DCR R/M → R.d.

↳ decrement

↳ 1 byte increment / decrement instⁿ

↳ ↑ / ↓ content of reg / mem by 1
resp.

data ↑ / ↓

eg: $122H$
 $INR\ A ; A = A + 1$ $122H + 1$
 $INR\ M ; [HL] = [HL] + 1$

$DCR\ B ; B = B - 1$
 $DCR\ M ; [HL] = [HL] - 1$

(vi) $INX\ R_p$ $DCX\ R_p$
 ↳ 1 byte instⁿ $R\ in$

↳ ↑/↓ reg pair by 1

↳ address ko value \uparrow/\downarrow

BC = 2050

— 2051

INX

INCR W

as only

CT

↑/↓ ko value 1 garera

huddina at times

tara BC = 20FF

2000 ko change

vayo

↳ NO flags affected

as data, ma ↓/↑ huddina

eg:

$INX\ B ; BC = BC + 1$

$DCX\ D ; DC = DC - 1$

✓ AD C R / M (Add w. carry)

↳ 1 byte instⁿ

↳ Adds A w. content of reg / mem & previous carry

↳ Result stored in A

• Eg:

AD C B ; A ← A + B + CY

AD C M ; A ← A + [M] + CY

• carry aware case

↳ 16 bit addition garne xa vane chainxa
carry

1 2 3 4 H
+ 2 2 3 3 H

↳

yesma carry chainxa

→ xutonne to 8 bits & garne

1 2	3 4
+ 2 2	3 3

X X
↓

yo addition ma carry ayo vane
previous carry aauxa

(XIII)

ACT 8 bit data
↳ 2 byte instⁿ

- ↳ Adds A w. 8 bit data & previous carry.
- ↳ Result stored in A

• Eg: ACT 70H

$$A \leftarrow A + 70H + (CY)$$

1. Load R_P B & D w. ABCD H & 3092 H WAP to add these two 16 bits no. & store the sum in H & L registers

B: AB	C: CD
+ D: 30	E: 92
ADC	ADD
o/p	o/p
↳	↳ L
H	

LXI B, ABCD H
LXI D, 3092 H

1st mo C & E add done.

MOV A, C
(ADD) E

huxa ki hunda

not my prob 7-2

MOV L, A
Yeta B+D+CY

MOV A, B

ADC D

→ Add w. carry

MOV H, A

HLT

↑ order data

2. in store sum in 2, 20001H & 2000H registers

↓
B+D

↓
C+E

LXI B, ABCD H

LXI D, 3092 H

1st Add C+E

MOV A, C

ADD E

STA 2000H

MOV A, B

ADC D

→ D+B+CY

STA 2001H

HLT