
Timers and Counters (2)

More theory and coding



Lecture Outline


- Calculations for Generating Waveforms in Normal Mode
- Coding the Timers

Signal Generation in Normal Mode

- Recall that in <u>normal mode</u>, the counter (8 or 16 bit) counts to its maximum value (255, or 65535, respectively)
- We use the pre-scaler and the counter start value to determine the output frequency and the duty cycle
- Finer control is available in the other modes, where the output compare registers (OCRs) are used set top values, etc.

Strategy for Generating a Waveform

- Think in terms of the amount of time that a signal should be high and low
- Calculate the required settings in terms of delays required for the high and low states




Delay Low

Delay High

Creating the Delay

- Determine the period T of the clock
- Determine how many ticks of the clock are required for the desired delay
- Calculate the start point for the clock in so that the counter counts up the correct number of ticks before overflowing
- Load the counter with the start point you calculated
- Start the counter and wait for overflow to occur



Calculating the Delay Times

- 1. f_{wave} = desired output frequency
- 2. $T_{\text{wave}} = \text{period} = 1/f_{\text{wave}}$
- 3. $t_{high} = T * (desired duty cycle)$
- 4. $t_{low} = T t_{high}$

Example:

$$f_{\text{wave}} = 100 \text{kHz}$$
 $T_{\text{wave}} = 1/100000 = 10 \mu \text{s}$

For 75% duty cycle,

$$t_{high} = 10*10^{-6}*0.75 = 7.5 \ \mu s$$

 $t_{low} = 2.5 \ \mu s$

From Time Delay to Counter Ticks

 Goal: 500Hz wave with 50% duty cycle

$$f_{wave} = 500Hz \rightarrow T_{wave} = 0.002 Sec$$

$$50\% \ Duty \ Cycle \rightarrow T_{wave/2} = 0.001 \ Sec$$

$$F_{clk} = 16MHz \rightarrow T_{clk} = 0.0000000625 \ Sec$$

$$\frac{T_{wave/2}}{T_{clk}} = \frac{0.001}{0.0000000625} = 16,000 \ ticks$$

$$16 - bit\ Timer \rightarrow 2^{16}Counts = 65536$$

Timer Counts
$$UP! \rightarrow Load\ Value_{High} = 65536 - 16,000 = 49,536$$

Timer Counts
$$UP! \rightarrow Load\ Value_{Low} = 65536 - 16,000 = 49,536$$

From Time Delay to Counter Ticks (2)

 Goal: 2kHz wave with 75% duty cycle

$$F_{wave} = 2kHz \rightarrow T_{wave} = 0.0005 \; Sec$$
 $75\% \; Duty \; Cycle \rightarrow T_{wave/4} = 0.00125 \; Sec$
 $F_{clk} = 16MHz \rightarrow T_{clk} = 0.00000000625 \; Sec$
 $T_{wave/4} = 0.00125 = -20.000$

$$\frac{T_{wave/4}}{T_{clk}} = \frac{0.00125}{0.0000000625} = 20,000$$

$$16 - bit\ Timer \rightarrow 2^{16}Counts = 65536$$

Timer Counts
$$UP! \rightarrow Load\ Value_{High} = 65,536\ - (20,000*3) = 5536$$

Timer Counts
$$UP! \rightarrow Load\ Value_{Low} = 65,536 - 20,000 = 45,536$$

From Time Delay to Counter Ticks (3)

 Goal: 10 Hz wave with 50% duty cycle

$$F_{wave} = 10 \; Hz \rightarrow T_{wave} = 0.1 \; Sec$$

50% Duty Cycle
$$\rightarrow T_{wave/2} = 0.05~Sec$$

 $F_{clk} = 16MHz \rightarrow T_{clk} = 0.0000000625~Sec$

$$\frac{T_{wave/2}}{T_{clk}} = \frac{0.05}{0.0000000625} = 800,000$$

$$16 - bit\ Timer \rightarrow 2^{16}Counts = 65536$$

Timer Counts $UP! \rightarrow Load\ Value_{High} = 65,536 - 800,000 = Negative$

Timer Counts $UP! \rightarrow Load\ Value_{Low} = 65{,}536 - 800000 = Negative$

Prescaler is required

Trying Again with Prescaler = 8

 Goal: 10 Hz wave with 50% duty cycle

$$F_{wave} = 10 \; Hz \rightarrow T_{wave} = 0.1 \; Sec$$

$$50\% \; Duty \; Cycle \rightarrow T_{wave/2} = 0.05 \; Sec$$

$$F_{clk} = \frac{16MHz}{8} \to T_{clk} = 0.0000005 \ Sec$$

$$\frac{T_{wave/2}}{T_{clk}} = \frac{0.05}{0.0000005} = 100,000$$

Must be < 65535!

Trying Again with Prescaler = 64

 Goal: 10 Hz wave with 50% duty cycle

$$F_{wave} = 10 \; Hz \rightarrow T_{wave} = 0.1 \; Sec$$

$$50\% \; Duty \; Cycle \rightarrow T_{wave/2} = 0.05 \; Sec$$

$$F_{clk} = \frac{16MHz}{64} \rightarrow T_{clk} = 0.000004 \; Sec$$

$$\frac{T_{wave/2}}{T_{clk}} = \frac{0.05}{0.000004} = 12,500$$

$$16 - bit\ Timer \rightarrow 2^{16}Counts = 65536$$

Timer Counts $UP! \rightarrow Load\ Value_{High} = 65,536 - 12,500 = 53,036$

Timer Counts $UP! \rightarrow Load\ Value_{Low} = 65,536 - 12,500 = 53,036$

Sanity check: (12,500 * 2) * 0.000004 = 0.01

Clocks/cycle Seconds/clock Seconds/cycle

Prescaling with 16 MHz Clock (16 Bit Timer)

Prescale	Clock F Scaled	Period T (s)	Maximum Delay (s)	Minimum Frequency (Hz)
1	16000000	6.25E-08	0.004096	244.140625
8	2000000	0.0000005	0.032768	30.51757813
64	250000	0.000004	0.262144	3.814697266
256	62500	0.000016	1.048576	0.953674316
1024	15625	0.000064	4.194304	0.238418579

$$T = \frac{1}{F_{scaled}}$$

$$Delay_{max} = T * 2^{16}$$


$$F_{min} = \frac{1}{Delay_{max}}$$

AVR Registers Related to Timers

- TCNT = Timer Count Register
- TCCR= Timer/Counter Control Registers
 - Contains bits which control the trimer
 - Start/stop
 - Prescaler
- TIFR = Timer Interrupt Flag Register
- TIMSK = Timer Interrupt Mask Register

The Timer/Counter (TCNT) Registers

- For 8 bit timers, single register
- For 16 bits, two registers required:
 - TCNT1H (high byte for timer 1)
 - TCNT1L (low byte for timer 1)




Used to read or write the value of the counter

How Do You Load a 16 Bit Register???

- We can only load 8 bits at a time from memory
- Loading only one register at a time means that the high and low bytes might not be part of the same value!
- Solution: When you write into the high byte, the value is stored in a TEMP register. When you write into the low byte, the value in the TEMP register is written into the high byte at the same time
- Always write the high byte first, then the low

Timer/Counter Control Register A (TCCRnA)

- 8-bit timers utilize 2 registers: TCCRnA and TCCRnB, while 16 bit timers add TCCRnC
- Storing 0s as shown here puts the timer in normal mode and turns off the compare registers



- Bit 7:6 COMnA1:0: Compare Output Mode for Channel A
- Bit 5:4 COMnB1:0: Compare Output Mode for Channel B
- Bit 3:2 COMnC1:0: Compare Output Mode for Changer C
- Bit 1:0 WGMn1:0: Way eform Generation Mode

Table 17-2. Waveform Generation Mode Bit Description⁽¹⁾

Mode	WGMn3		WC Mn2 (C FCn)	WGMn1 (PWMn1)	WGMn0 (PWMn0)	Timer/Counter Mode of Operation	ТОР	Update of OCRnx at	TOVn Flag Set on
0	0		0	0	0	Normal	0xFFFF	Immediate	MAX
1	0	1/	0	0	1	PWM, Phase Correct, 8-bit	0x00FF	TOP	воттом
2	0	/	0	1	0	PWM, Phase Correct, 9-bit	0x01FF	TOP	воттом
0	٢		^	4	4	DMM Phase Correct 10 hit	OVOSEE	TOD	DOTTOM

Table 17-3. compare Output Mode, non-PWM

COMnA1 COMnB1 COMnC1	COMnA0 COMnB0 COMnC0	Description
0	0	Normal port operation, OCnA/OCnB/OCnC disconnected
0	1	Toggle OCnA/OCnB/OCnC on compare match
4	^	Clear OCad (OCaD (OCaC on compare motals (act custout to law loyal)

Timer/Counter Control Register B TCCRnB

TCCRB sets
 prescaler and
 waveform
 generation mode




- Bit 7 ICNC5 –Input Capture Noise Canceller
- Bit 6 ICES5 Input Capture Edge Select
- Bit 4:3 WGM53:2 Waveform Generation (see TCCRNA)
- Bit 2:0 CS52 Clock Select

Clock Salact Rit Description

CSn2	CSn1	CSn0	Description
0	0	0	No clock source. (Timer/Counter stopped)
0	0	1	clk _{I/O} /1 (No prescaling
0	1	0	clk _{I/O} /8 (From prescaler)
0	1	1	clk _{I/O} /64 (From prescaler)
1	0	0	clk _{I/O} /256 (From prescaler)
1	0	1	clk _{I/O} /1024 (From prescaler)
1	1	0	External clock source on Tn pin. Clock on falling edge
1	1	1	External clock source on Tn pin. Clock on rising edge

Timer/Counter Control Register C (TCCRnC)


- TCCRnC only found in 16 bit registers
- For our purposes, set bits 5-7 to 0 for normal mode



- Bit 7 FOC5A:C Force Output Compare
 - Set to 0

Timer Interrupt Flag Register (TIFRn)

- The Timer
 Overflow Flag
 (TOV) is set when
 the timer overflows
- For normal mode operation, other bits are not relevant



- Bit 5 ICF1 Input Capture Flag
- Bit 3:1 OCF1C:A Output Compare Match Flag
- Bit 0 TOV1 Timer Overflow 1

Bit 0 – TOVn: Timer/Countern, Overflow Flag

The setting of this flag is dependent of the WGMn3:0 bits setting. In Normal and CTC modes, the TOVn Flag is set when the timer overflows. Refer to Table 17-2 on page 145 for the TOVn Flag behavior when using another WGMn3:0 bit setting.

TOVn is automatically cleared when the Timer/Countern Overflow Interrupt Vector is executed. Alternatively, TOVn can be cleared by writing a logic one to its bit location.

Timer Interrupt Mask Register (TIMSKn)

- The TIMSK register is used to enable/disable interrupts
- Setting bit 0, TOIE0, enables the overflow interrupt (TOV from before)



- Bit 2:1 OCIE0B:A Output Compare Interrupt Enable
- Bit 0 TOIE0 Timer Overflow Interrupt Enable

The Delay Subroutine

```
// initialize pointers to registers
                             unsigned char *myTCCR1A = (unsigned char *) 0x80;
                             unsigned char *myTCCR1B = (unsigned char *) 0x81;
                             unsigned char *myTCCR1C = (unsigned char *) 0x82;
                             unsigned char *myTIMSK1 = (unsigned char *) 0x6F;
                             unsigned int *myTCNT1 = (unsigned int *) 0x84;
                             unsigned char *myTIFR1 = (unsigned char *) 0x36;
  Stop counter
                             unsigned char *portDDRB = (unsigned char *) 0x24;
                             unsigned char *portB =
                                                        (unsigned char *) 0x25;
                             // setup() and loop() not shown
Load counter with
desired start time
                             void my delay(unsigned int ticks)
                                // stop the timer (set prescaler to 000)
                                *mvTCCR1B &= 0xF8; // 0b1111 1000
                                // set the counts (16 bits -> 2 addresses!)
  Start timer
                                *myTCNT1 = (unsigned int) (65536 - ticks);
                                // start the timer (set prescaler to 001)
                                 myTCCR1B = 0x01; //0b0000 0001
                                // wait for overflow
Check for overflow
                                while ((*myTIFR1 & 0x01) == 0); // 0b0000 0001
                                // stop the timer (set prescaler to 000)
                                *myTCCR1B &= 0xF8; // 0b1111 1000
                                // reset TOV (write a 1 to reset to 0)
                                *myTIFR1 |= 0x01; // 0b0000 0001
 Overflow set?
Stop counter and
 cle ar overflow
```