# 1M × 4Bit CMOS Dynamic RAM with Fast Page Mode

### **FEATURES**

#### · Performance range:

	trac	tcac	trc
KM44C1000C/CL/CSL-5	50ns	13ns	90ns
KM44C1000C/CL/CSL-6	60ns	15ns	110ns
KM44C1000C/CL/CSL-7	70ns	20ns	130ns
KM44C1000C/CL/CSL-8	80ns	20ns	150ns

- · Fast Page Mode operation
- · CAS-before-RAS refresh capability
- RAS-only and hidden refresh capability
- · Fast parallel test mode capability
- · TTL compatible inputs and outputs
- · Early Write or output enable controlled write
- Single + 5V  $\pm$ 10% power supply
- · Refresh Cycle
- 1024 cycle/16ms (Normal)
- 1024 cycle/128ms (L-version)
- 1024 cycle/256ms (SL-version)
- Power Dissipation
  - Standby: 5.5mW (Normal)

1.1mW (L-Ver.)

0.55mW (SL-Ver.)

- Active (50/60/70/80): 470/415/360/305mW
- JEDEC standard pinout
- Available in plastic DIP,SOJ, ZIP and TSOP -II packages


## **GENERAL DESCRIPTION**

The Samsung KM44C1000C/CL/CSL is a high speed CMOS 1,048,576  $\times$  4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes and mini computers, graphics and high performance microprocessor systems.

The KM44C1000C/CL/CSL features Fast Page Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alterntive to RAS-only Refresh. All inputs and outputs are fully TTL compatible.


The KM44C1000C/CL/CSL is fabricated using Samsung's advanced CMOS process.

## **FUNCTIONAL BLOCK DIAGRAM**




# PIN CONFIGURATION (Top Views)







### · KM44C1000CJ/CLJ/CSLJ



### · KM44C1000CZ/CLZ/CSLZ



### · KM44C1000CT/CLT/CSLT



### KM44C1000CTR/CLTR/CSLTR

v <sub>ss</sub> ∏	20		1 DQ1
DQ₄ ∐	19	0	2 DQ2
DQ₃ ∐	18		3 ∏ ₩
CAS [	17		4 TRAS
ᅋᇤ	16		5 A9
ļ			
A8 [[	15		6 🖽 Ao
A7 [[	14		7 🔲 A1
A6 [[	13		8 🗍 A2
A5 ∐	12	0	9 🎞 A3
A4 ∐	11		10 🗍 Vcc
	-		

Pin Names	Pin Function
A <sub>0</sub> -A <sub>9</sub>	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
ΟĒ	Data Output Enable
DQ1~DQ4	Data In/Data Out
V <sub>cc</sub>	Power (+5V)
V <sub>ss</sub>	Ground

### **ABSOLUTE MAXIMUM RATINGS\***

Parameter	Symbol	Value	Units
Voltage on Any Pin Relative to Vss	VIN, VOUT .	-1 to +7.0	. V
Voltage on Vcc Supply Relative to Vss	V <sub>cc</sub>	-1 to +7.0	V
Storage Temperature	T <sub>stg</sub>	-55 to +150	Ĉ
Power Dissipation	P <sub>D</sub>	600	mW
Short Circuit Output Current	los	50	mA

<sup>\*</sup> Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# RECOMMENDED OPERATING CONDITIONS (Voltage reference to V<sub>SS</sub>, T<sub>A</sub>=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	٧
Input High Voltage	V <sub>IH</sub>	2.4		V <sub>cc</sub> +1	٧
Input Low Voltage	V <sub>IL</sub>	-1.0	_	0.8	V

## DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* (RAS and CAS Cycling @trc=min.)	KM44C1000C/CL/CSL-5 KM44C1000C/CL/CSL-6 KM44C1000C/CL/CSL-7 KM44C1000C/CL/CSL-8	ICC1		85 75 65 55	mA mA mA mA
Standby Current (RAS=CAS=W=VIH)		ICC2	-	2	mA
RAS-Only Refresh Current* (CAS=VIH, RAS, Address Cycling @tRc=min.)	KM44C1000C/CL/CSL-5 KM44C1000C/CL/CSL-6 KM44C1000C/CL/CSL-7 KM44C1000C/CL/CSL-8	Іссз	-	85 75 65 55	mA mA mA mA
Fast Page Mode Current* (RAS=VIL, CAS, Address Cycling @tpc=min.)	KM44C1000C/CL/CSL-5 KM44C1000C/CL/CSL-6 KM44C1000C/CL/CSL-7 KM44C1000C/CL/CSL-8	ICC4	-	65 55 45 35	mA mA mA mA
Standby Current (RAS=CAS=W=Vcc -0.2V)	KM44C1000C KM44C1000CL KM44C1000CSL	Iccs	-	1 200 100	mΑ μΑ μΑ
CAS-Before-RAS Refresh Current* (RAS and CAS Cycling @trc=min.)	KM44C1000C/CL/CSL-5 KM44C1000C/CL/CSL-6 KM44C1000C/CL/CSL-7 KM44C1000C/CL/CSL-8	Icce	- - -	85 75 65 55	mA mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(ViH)=Vcc-0.2V Input Low Voltage(ViL)=0.2V CAS=CAS-Before-RAS Cycling or 0.2V Do1-4=Don't Care, TRC=125µs(L-Ver.) TRC=250µs(SL-Ver.), TRAS=TRAS min~300ns	KM44C1000CL KM44C1000CSL	Icc7	-	300 150	μ <b>Α</b> μ <b>Α</b>

## DC AND OPERATING CHARACTERISTICS (Continued)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input o < Vin < Vcc+0.5V all other pins not under test=0 volts.)	·li(L)	-10	10	μA
Output Leakage Current (Data out is disabled, 0V≤Vout≤Vcc)	lo(L)	-10	10	μA
Output High Voltage Level (IoH=-5mA)	Voн	2.4	-	V
Output Low Voltage Level (IoL=4.2mA)	Vol		0.4	V

<sup>\*</sup> Note: I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> are dependent on output loading and cycle rates. Specified value are obtained with the output open. I<sub>CC</sub> is specified as average current. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC6</sub>, Address can be changed maximum two times while RAS=VIL. I<sub>CC4</sub>, Address can be changed maximum once during a fast page Mode cycle.

## CAPACITANCE (TA=25°C, Vcc=5V, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A <sub>0</sub> -A <sub>9</sub> )	C <sub>IN1</sub>	_	5	pF
Input Capacitance (RAS, CAS, W, OE)	C <sub>IN2</sub>	_	7	pF
Output Capacitance (DQ <sub>1</sub> -DQ <sub>4</sub> )	C <sub>DQ</sub>	_	7	pF

# AC CHARACTERISTICS (0°C ≤ TA ≤ 70°C, Vcc=5.0V ± 10%, See notes 1,2)

Parameter			-5	-6		-7		-8			
	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	trc	90		110		130		150		ns	
Read-modify-write cycle time	trwc	133		155		185		205		ns	
Access time from RAS	trac		50		60		70		80	ns	3,4,11
Access time from CAS	tcac		13		15		. 20		20	ns	3,4,5
Access time from column address	taa		25		30		35		40	ns	3,11
CAS to output in Low-Z	tcız	.0		0		0		0		ns	3
Output buffer turn-off delay	toff	0	13	0	15	0	20	0	20	ns	7
Transition time(rise and fall)	tт	3	50	3	50	3	50	3	50	ns	2
RAS precharge time	trp	30		40		50		60		ns	
RAS pulse width	tras	50	10,000	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	trsh	13		15	,	20		20		ns	
ČAS hold time	tcsH	50		60		70		80		ns	
CAS pulse width	tcas	13	10,000	15	10,000	20	10,000	20	10.000	ns	
RAS to CAS delay time	trcd	20	37	20	45	20	50	20	60	ns	4
RAS to column address delay time	trad	15	25	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	tcrp	5		5		5		5		ns	
Row address set-up time	tasr	0		0		0		0		ns	
Row address hold time	trah	10		10		10		10		ns	
Column address set-up time	tasc	0		0		0		0		ns	
Column address hold time	tcah	10		10		15		15		ns	
Column address hold time referenced to RAS	tan	40		45		55		60		ns	6
Column address to RAS lead time	tRAL	25		30		35		40		ns	



# AC CHARACTERISTICS (Continued)

_			-5		-6		-7		-8		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read command set-up time	trics	0		0		0		0		ns	
Read command hold time referenced to CAS	tach	. 0		0		0		0		ns	9
Read command hold time referenced to RAS	tean	0		0		0		0		ns	9
Write command hold time	twch	10		10		15		15		ns	
Write command hold time referenced to RAS	twcn	40		45		55		60		ns	6
Write command pulse width	twp	10		10		15		15		ns	
Write command to RAS lead time	trwL	13		15		20		20		ns	
Write command to CAS lead time	tcwL	13		15		20		20		ns	
Data-in-set-up time	tos	0		0		0		0		ns	10
Data-in hold time	tDH	10		10		15		15		ns	10
Data-in hold time referenced to RAS	tohr	40		45		55		60		ns	6
Refresh period (Normal)	tref		16		16		16		16	ms	
Refresh period (L-ver)	TREF		128		128		128		128	ms	
Refresh period (SL-ver)	TREF		256		256		256		256	ms	
Write command set-up time	twcs	0		0		0		0		ns	8
CAS to W delay time	tcwp	36		40		50		50		ns	8
RAS to W delay time	trwo	73		85		100		110		ns	8
Column address to W delay time	tawd	48		55		65		70		ns	8
CAS set-up time (CAS-before-RAS refresh)	tcsn	10		10		· 10		10		ns	
CAS hold time(CAS-before-RAS refresh)	tchr	10		10		15		15	,	ns	
RAS to CAS precharge time	tRPC	5		5		5		5		ns	
CAS precharge time (C-B-R counter test cycle)	tCPT	20		20		25	·	30		ns	
Access time from CAS precharge	tcpa .		30		35		40		45	ns	3
Fast page mode cycle time	tPC	35		40		.45		50		ns	
Fast page mode read-modify-write cycle time	tPRWC	76		85		100		105		ns	
RAS pulse width(Fast Page Mode)	trasp	50	200,000	60	200,000	70	200,000	80	200,000	ns	
CAS precharge time(Fast page mode)	tcp	10		10		10		10		ns	
RAS hold time from CAS precharge	tRHCP	30		35		40		45		ns	
OE access time	toea		13		15		20		20	ns	
OE to data delay	tOED	13		15		20		20		ns	
Output buffer turn off delay time from OE	toez	0	13	0	15	0	20	0	20	ns	
OE command hold time	toen	13		15		20		20		ns	
Write command hold time (test mode in)	twтн	10		10		10		10		ns	
Write command gold time (test mode in)	twph	10		10		10		10		ns	
W to RAS precharge time(C-B-R rcycle)	twap	10		10	-	10		10		ns	
W to RAS hold time(C-B-R rcycle)	twrn	10		10		10		10		ns	



### **TEST MODE CYCLE**

(Note. 12)

Parameter			-5		-6		-7		-8		
	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	trc	95		115		135		155		ns	
Read-modify-write cycle time	trwc	138		160		190		210		ns	
Access time from RAS	trac		55		65		75		85	ns	3,4,11
Access time from CAS	tcac		18		20		25		25	ns	3,4,5
Access time from column address	taa		30		35		40		45	ns	3,11
RAS pulse width	tras	55	10,000	65	10,000	75	10,000	85	10,000	ns	
CAS pulse width	tcas	18	10,000	20	10,000	25	10,000	25	10,000	ns	
RAS hold time	tash	18		20		25		25		ns	
CAS hold time	tcsH	55		65		75		85		ns	
Column address to RAS lead time	tral	30		35		40		45		ns	
CAS to write enable delay	tcwp	41		45		55		55		ns	8
RAS to write enable delay	trwd	78		90		105		115		ns	8
Column address to W delay time	tawd	53	·	60		70		75		ns	8
Fast mode cycle time	tpc	40		45		50		55		ns	
Fast page mode read-modefy-write	tPRWC	81		85		100		105		ns	
RAS pulse width(Fast page mode)	trasp	55	200,000	65	200,000	75	200,000	85	200,000	ns	
Access time from CAS precharge	tcpa		35		40		45		50	ns	3
OE access time	toea		20		20		25		25	ns	
OE to data delay	toed	18		20		25		25		ns	
OE command hold time	toen	18		20		25		25		ns	


### **NOTES**

- An initial pause of 200µs is required after power up followed by any 8 CAS-before-RAS or RAS-only Refresh cycles before proper device operation is achieved.
- V<sub>IH(min)</sub> and V<sub>IL(max)</sub> are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH(min)</sub> and V<sub>IL(max)</sub>, and are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 2 TTL loads and 100pF.
- 4. Operation within the t<sub>RCD(max)</sub> limit insures that t<sub>RAC</sub> (max) can be met. t<sub>RCD(max)</sub> is specified as a reference point only. If t<sub>RCD(max)</sub> is greater than the specified t<sub>RCD(max)</sub> limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 5. Assumes that  $t_{RCD} \ge t_{RCD(max)}$
- 6. tAR, tWCR, tDHR are referenced to tRAD(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not refernced to V<sub>OH</sub> or V<sub>OL</sub>.
- 8.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS(min)}$  the cycle is an early write cycle and the data out

- pin will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD(min)}$  and  $t_{RWD} \geq t_{RWD(min)}$  and  $t_{AWD} \geq t_{RWD(min)}$ , then the cycle is a read-modify-write cycle and the data our will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
- These parameters are referenced to the CAS leading edge in early write cycles and to the W leading edge in read-modify-write cycles.
- 11. Operation within the t<sub>RAD(max)</sub> limit insures that t<sub>RAC (max)</sub> can be met. t<sub>RAD(max)</sub> is specified as a reference point only. If t<sub>RAD</sub> is greater than the specified t<sub>RAD (max)</sub> limit, then access time is controlled by t<sub>AA</sub>.
- 12. These specifications are applied in the test mode.
- 13. In test mode read cycle, the value of t<sub>RAC</sub>, t<sub>AA</sub>, t<sub>CAC</sub> is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 14. t<sub>OFF(max)</sub> and t<sub>OEZ(max)</sub> define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.




# TIMING DIAGRAMS READ CYCLE







# TIMING DIAGRAMS (Continued) WRITE CYCLE (EARLY CYCLE)




# WRITE CYCLE (OE CONTROLLED WRITE)








## FAST PAGE MODE READ CYCLE






## **FAST PAGE MODE WRITE CYCLE (EARLY WRITE)**




### FAST PAGE MODE READ-MODIFY-WRITE CYCLE




## **RAS-ONLY REFRESH CYCLE**

Note: W, OE=Don't Care



## CAS-BEFORE-RAS REFRESH CYCLE


Note: OE, Address=Don't Care









# TIMING DIAGRAMS (Continued) HIDDEN REFRESH CYCLE (READ)




## **HIDDEN REFRESH CYCLE (WRITE)**







## **TEST MODE IN CYCLE**





# **TEST MODE DESCRIPTION**

The KM44C1000C/CL/CSL is the RAM organized 1, 048,576 words by 4 bit internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. Column address bit Ao is not used. If, upon reading, two bits on one I/O pin are equal (all "1" or "0"s) the I/O pin indicates a "1". If they were not equal, the I/O pin would indicate a "0". In "Test Mode", the 1M x 4 DRAM

can be tested as if it were a 512K x 4DRAM.  $\overline{W}$ ,  $\overline{CAS}$ -BEFORE- $\overline{RAS}$  Cycle (Test Mode in Cycle) puts the device into "Test Mode", And " $\overline{CAS}$ -BEFORE- $\overline{RAS}$  REFRESH CYCLE" or " $\overline{RAS}$ -only-Refresh Cycle" puts it back into "Normal Mode". During the test mode operation, a WCBR cycle is used to perform refresh. The "Test Mode" function reduces test time(1/2 in cases of N test pattern.)

### **DEVICE OPERATION**

The KM44C1000C/CL/CSL contains 4,194,304 memory locations. Twenty address bit are required to address a particular 4-bit word in the memory array. Since the KM44C1000C/CL/CSL has only 10 address input pins, time multiplexed addressing is used to input 10 row (Ao-A9) and 10 column (Ao-A9) address. The multiplexing is controlled by the timing relationship between the row address strobe ( $\overline{\text{RAS}}$ ), the column address strobe( $\overline{\text{CAS}}$ ), and the valid row and column address inputs.

Operating of the KM44C1000C/CL/CSL begins by strobing in a valid row address with  $\overline{\text{RAS}}$  while  $\overline{\text{CAS}}$  remains high. Then the address on the 10 address input pins (Ao-A9) is changed from a row address to a column address and is strobed in by  $\overline{\text{CAS}}$ . This is the beginning of any KM44C1000C/CL/CSL cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  have returned to the high state. Another cycle can be initiated after  $\overline{\text{RAS}}$  remains high long enough to satisfy the  $\overline{\text{RAS}}$  precharge time (trap) requirement.

### RAS and CAS Timing

The minimum RAS and CAS pulse widths are specified by tRAS(min) and tcAS(min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing RAS low, it must not be aborted prior to satisfying the minimum RAS and CAS pulse widths. In addition, a new cycle must not begin until the minimum RAS precharge time, tRP, has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM44C1000C/CL/CSL begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

#### Read

A read cycle is achieved by maintaining the write enable input ( $\overline{W}$ ) high during  $\overline{RAS}/\overline{CAS}$  cycle. The access time is normally specified with respect to the falling edge of  $\overline{RAS}$ . But the access time also depends on the falling edge of  $\overline{CAS}$  and on the valid column address transition.

If CAS goes low before tRCD(max) and if the column address is valid befor tRCD(max), the access time to valid data is specified by tRAC(min). However if CAS goes low after tRCD(max), access is specified by tCAC or tAA. In order to achieve the minimum access time, tRAC (min), it is necessary to meet both tRCD(max) and tRAD (max). The KM44C1000C/CL/CSL has common data I/O pins

The this reason an output enable control input (OE) has been provided so the output buffer can be precisely

controlled. For data to appear at the output,  $\overline{\text{OE}}$  must be low for the period of time defined by toea and toez.

#### Write

The KM44C1000C/CL/CSL can perform eary write, late write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between  $\overline{W}$ ,  $\overline{OE}$  and  $\overline{CAS}$ . In any type of write cycle, Data-in must be valid at or before the falling edge of  $\overline{W}$  or  $\overline{CAS}$ , whichever is later.

Early Write: An early write cycle is performed by bringing  $\overline{W}$  low before  $\overline{CAS}$ . The data at the data input pins is written into the addressed memory cells. Throughout the early write cycle the output remains in the Hi-Z state. In the early write cycle the output buffers remain in the three state regardless of the state of the  $\overline{OE}$  input.

Read-Modify-Write: In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing W low after CAS and meeting the data sheet read-modify-write cycle timing requirements. This cycle requires using a separate I/O to avoid bus contention

Late Write: If W is brought low after CAS, a late write cycle will occur, The late write cycle is very simiar to the read-modify-write cycle except that the timing parameters, tawb, towb and tawb, are not necessarily met. The state of date-out is indeterninate since the output can be either Hi-Z or contain data depending on the timing conditions. This cycle requires a separate I/O to avoid bus contention.

### **Data Output**

The KM44C1000C/CL/CSL has a three-state output buffer which is controlled by CAS and OE. Whenever CAS and OE are high(VIH), the outputs are in the high impedance state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by touz after the falling edge of CAS. Invalid data may be present at the output during the time after touz and before the valid data appears at the output. The timing parameters tcac, trac and taa specify when the valid data will be present at the output. The valid data remains at the output untill CAS returns high. This is true even if a new RAS cycle occurs (as in hidden refresh). Each of the KM44C1000C/CL/CSL operating cycles is listed below after the corresponding output state produced by the cycle.



### **DEVICE OPERATION** (Continued)

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

Hi-Z Output State: Early Write, RAS-only Refresh, Fast Page Mode Write, CAS-before-RAS Refresh, OE controlled write.

Indeterminate Output State: Delayed Write(tcwb or tRWb are not met)

### Refresh

The data in the KM44C1000C/CL/CSL is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 16/128/256ms. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each row.

CAS-before-RAS Refresh: The KM44C1000C/CL/CSL has CAS-before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is vheld low for the specified set up time (tcsn) before RAS goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The KM44C1000C/CL/CSL hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM44C1000C/CL/CSL by using read, write or read-modify write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.

### **Fast Page Mode**

Fast page mode provides high speed read, write or read-modify-write access to all memory cells within a selected row. These cycles may be mixed in any order.

A fast page mode cycle begins with a normal cycle. Then, while  $\overline{RAS}$  is kept low to maintain the  $\overline{CAS}$  is cycled to strobe in additional column addresses. This eliminates the time requried to set up and strobe sequential row addresses for the same page

### CAS-before-RAS Refresh Counter Test Cycle

A special timing sequence using the CAS-before-RAS counter test cycle provides a convenient method of verifying the functionality of the CAS-before-RAS refresh activated circuitry.

After the CAS-before-RAS refresh operation, is CAS goes high and then low again while RAS is held low, the read and write operations are enabled.

This is shown in the CAS-before-RAS counter test cycle timing diagram. A memory cell be addressed with 10 row address bits and 10 column address bits defined as follows

Row Address- Bits As through As are supplied by the on-chip refresh counter.

Column Address-Bits At through As are supplied by the falling edge of CAS as in a normal memory cycle.

### Suggested CAS-before-RAS counter Test Procedure

The CAS-before-RAS refresh counter test cycle timing is used in each of the following steps:

- Initialize the internal refresh counter by performing 8 CAS-before-RAS cycles.
- Write a test pattern of "lows" into the memory cells at a single column address and 1024 row address (The row addresses are supplied by the on-chip refresh counter)
- Using read-modify-write cycle, read the "lows" written during step 2 and write "highs" into the same memory locations. Perform this step 1024 times so that highs are written into the 1024 memory cells.
- 4. Read the "highs" written during step 3.
- Complement the test pattern and repeat steps 2, 3 and 4.

### Power-up

If RAS=Vss during power-up, the KM44C1000C/CL/CSL cold possibly begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that RAS and CAS track with Vcc during power-up or be held at a valid VIH in order to minimize the power-up current. An initial pause of 200  $\mu$ sec is required after



### **DEVICE OPERATION** (Continued)

power-up followed by 8 initialization cycles before proper device operation is assured. Eight initialization cycles are also required after any 16(L-ver:128, SL-ver:256) msec period in which there are no RAS cycles. An initialization cycle is any cycle in which RAS is cycled.

#### **Termination**

The lines from the TTL driver circuits to the KM44C1000C/CL/CSL inputs act like unterminated transmission lines resulting in significant overshoot and undershoot at the inputs. To minimize overshoot it is advisable to terrminate the input lines and to keep them as short as possible. Although eiter series or parallel temination may be used, series termination is generally recommended since it is simple and draws no additional power. It consists of a resistor in series with the input line placed close to the KM44C1000C/CL/CSL input pin. The optimum value depends on the board layout. It must be determined experimentally and is usually in the range of 20 to 40 ohms.

### **Board Layout**

It is importnat to lay out the power and ground lines on memory boards in such a way that switching transinent effects are mimized. The recommended methods are gridded power and ground lines or separate power and ground planes. The power and ground planes. The power and ground lines act like transmission lines to the high frequency transients generated by DRAMS. The impedance is minimized if all the power supply traces to all the DRAMS run both horizontally and vertically and are connected at each intersection or better yet if power and ground planes are used.

### Decoupling


The importance of proper decoupling can not be over emphasized. Excessive transient noise or voltage droop on the Vcc line can cause loss of data integrity (soft errors). It is recommended that the total combined voltage changes over time in the Vcc to Vss voltage (measured at the device pins) should not exceed 500mV

A high frequency 0.1  $\mu$ F ceramic decoupling capacitor should be connected between the Vcc and ground pins of each KM44C1000C/CL/CSL using the shortest possible traces. These capacitors act as a low impedance shunt for the high frequency switching transients generated by the KM44C1000C/CL/CSL and they supply much of the current used by the KM44C1000C/CL/CSL during cycling.

In addition, a large tantalum capacitor with a value of  $47\mu$ F to  $100\mu$ F should be used for bulk decoupling to recharge the  $0.1\mu$ F capacitors between cycles, thereby reducing power line droop. The bulk decoupling capacitor meet the power grid or power plane. Even better results may be achieved by distributing more than one tantalum capacitor around the memory array.

Units: Inches (Millimeters)


# PACKAGE DIMENSIONS 20-LEAD PLASTIC DUAL IN-LINE PACKAGE






## PACKAGE DIMENSIONS (Continued)


### 20-LEAD PLASTIC SMALL OUT-LINE J-LEAD



Units: Inches (millimeters)



### 20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE



# PACKAGE DIMENSIONS (Continued)

# 20-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (II) (Forward and Reverse Type)

Units: Inches (millimeters)

