

*1M × 4Bit CMOS Dynamic RAM with Fast Page Mode***FEATURES**

## • Performance range:

	trAC	tcAC	trc
KM44C1000C/CL/CSL-5	50ns	13ns	90ns
KM44C1000C/CL/CSL-6	60ns	15ns	110ns
KM44C1000C/CL/CSL-7	70ns	20ns	130ns
KM44C1000C/CL/CSL-8	80ns	20ns	150ns


- Fast Page Mode operation
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$ -only and hidden refresh capability
- Fast parallel test mode capability
- TTL compatible inputs and outputs
- Early Write or output enable controlled write
- Single + 5V  $\pm 10\%$  power supply
- Refresh Cycle
  - 1024 cycle/16ms (Normal)
  - 1024 cycle/128ms (L-version)
  - 1024 cycle/256ms (SL-version)
- Power Dissipation
  - Standby: 5.5mW (Normal)  
1.1mW (L-Ver.)  
0.55mW (SL-Ver.)
  - Active (50/60/70/80): 470/415/360/305mW
- JEDEC standard pinout
- Available in plastic DIP, SOJ, ZIP and TSOP -II packages

**GENERAL DESCRIPTION**

The Samsung KM44C1000C/CL/CSL is a high speed CMOS 1,048,576  $\times$  4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes and mini computers, graphics and high performance microprocessor systems.


The KM44C1000C/CL/CSL features Fast Page Mode operation which allows high speed random access of memory cells within the same row.  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability provides on-chip auto refresh as an alternative to  $\overline{\text{RAS}}$ -only Refresh. All inputs and outputs are fully TTL compatible.

The KM44C1000C/CL/CSL is fabricated using Samsung's advanced CMOS process.


**FUNCTIONAL BLOCK DIAGRAM**

## PIN CONFIGURATION (Top Views)


• KM44C1000CP/CLP/CSLP




• KM44C1000CJ/CLJ/CSLJ




• KM44C1000CZ/CLZ/CSLZ



• KM44C1000CT/CLT/CSLT



• KM44C1000CTR/CLTR/CSLTR



Pin Names	Pin Function
A <sub>0</sub> -A <sub>9</sub>	Address Inputs
$\overline{RAS}$	Row Address Strobe
$\overline{CAS}$	Column Address Strobe
$\overline{W}$	Read/Write Input
$\overline{OE}$	Data Output Enable
DQ <sub>1</sub> -DQ <sub>4</sub>	Data In/Data Out
V <sub>CC</sub>	Power (+ 5V)
V <sub>SS</sub>	Ground

## ABSOLUTE MAXIMUM RATINGS\*

Parameter	Symbol	Value	Units
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-1 to +7.0	V
Voltage on V <sub>CC</sub> Supply Relative to V <sub>SS</sub>	V <sub>CC</sub>	-1 to +7.0	V
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C
Power Dissipation	P <sub>D</sub>	600	mW
Short Circuit Output Current	I <sub>OS</sub>	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V<sub>SS</sub>, T<sub>A</sub>=0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	—	V <sub>CC</sub> +1	V
Input Low Voltage	V <sub>IL</sub>	-1.0	—	0.8	V

## DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ Cycling @trc=min.)	KM44C1000C/CL/CSL-5 KM44C1000C/CL/CSL-6 KM44C1000C/CL/CSL-7 KM44C1000C/CL/CSL-8	I <sub>CC1</sub>	-	85 75 65 55	mA mA mA mA
Standby Current ( $\overline{\text{RAS}}=\overline{\text{CAS}}=\overline{\text{W}}=\text{V}_{\text{IH}}$ )		I <sub>CC2</sub>	-	2	mA
$\overline{\text{RAS}}$ -Only Refresh Current* ( $\overline{\text{CAS}}=\text{V}_{\text{IH}}$ , $\overline{\text{RAS}}$ , Address Cycling @trc=min.)	KM44C1000C/CL/CSL-5 KM44C1000C/CL/CSL-6 KM44C1000C/CL/CSL-7 KM44C1000C/CL/CSL-8	I <sub>CC3</sub>	-	85 75 65 55	mA mA mA mA
Fast Page Mode Current* ( $\overline{\text{RAS}}=\text{V}_{\text{IL}}$ , $\overline{\text{CAS}}$ , Address Cycling @tpc=min.)	KM44C1000C/CL/CSL-5 KM44C1000C/CL/CSL-6 KM44C1000C/CL/CSL-7 KM44C1000C/CL/CSL-8	I <sub>CC4</sub>	-	65 55 45 35	mA mA mA mA
Standby Current ( $\overline{\text{RAS}}=\overline{\text{CAS}}=\overline{\text{W}}=\text{V}_{\text{CC}}-0.2\text{V}$ )	KM44C1000C KM44C1000CL KM44C1000CSL	I <sub>CC5</sub>	-	1 200 100	mA $\mu\text{A}$ $\mu\text{A}$
$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh Current* ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ Cycling @trc=min.)	KM44C1000C/CL/CSL-5 KM44C1000C/CL/CSL-6 KM44C1000C/CL/CSL-7 KM44C1000C/CL/CSL-8	I <sub>CC6</sub>	-	85 75 65 55	mA mA mA mA
Battery Back Up Current Average Power Supply Current, Battery Back Up Mode, Input High Voltage(V <sub>IH</sub> )=V <sub>CC</sub> -0.2V Input Low Voltage(V <sub>IL</sub> )=0.2V $\overline{\text{CAS}}=\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Cycling or 0.2V Do1-4=Don't Care, Trc=125 $\mu\text{s}$ (L-Ver) Trc=250 $\mu\text{s}$ (SL-Ver.), TRAS=TRAS min~300ns	KM44C1000CL KM44C1000CSL	I <sub>CC7</sub>	-	300 150	$\mu\text{A}$ $\mu\text{A}$

## DC AND OPERATING CHARACTERISTICS (Continued)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input $0 < V_{IN} < V_{CC} + 0.5V$ all other pins not under test=0 volts.)	$I_{(L)}$	-10	10	$\mu A$
Output Leakage Current (Data out is disabled, $0V \leq V_{OUT} \leq V_{CC}$ )	$I_{O(L)}$	-10	10	$\mu A$
Output High Voltage Level ( $I_{OH} = -5mA$ )	$V_{OH}$	2.4	-	V
Output Low Voltage Level ( $I_{OL} = 4.2mA$ )	$V_{OL}$	-	0.4	V

\* Note:  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$  and  $I_{CC6}$  are dependent on output loading and cycle rates. Specified value are obtained with the output open.  $I_{CC}$  is specified as average current.  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC6}$ , Address can be changed maximum two times while  $RAS = V_{IL}$ .  $I_{CC4}$ , Address can be changed maximum once during a fast page Mode cycle.

CAPACITANCE ( $T_A = 25^\circ C$ ,  $V_{CC} = 5V$ ,  $f = 1MHz$ )

Parameter	Symbol	Min	Max	Unit
Input Capacitance ( $A_0$ - $A_6$ )	$C_{IN1}$	—	5	pF
Input Capacitance ( $RAS$ , $CAS$ , $W$ , $OE$ )	$C_{IN2}$	—	7	pF
Output Capacitance ( $DQ_1$ - $DQ_4$ )	$C_{DQ}$	—	7	pF

AC CHARACTERISTICS ( $0^\circ C \leq T_A \leq 70^\circ C$ ,  $V_{CC} = 5.0V \pm 10\%$ , See notes 1,2)

Parameter	Symbol	-5		-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	90		110		130		150		ns	
Read-modify-write cycle time	$t_{RWC}$	133		155		185		205		ns	
Access time from $RAS$	$t_{RAC}$		50		60		70		80	ns	3,4,11
Access time from $CAS$	$t_{CAC}$		13		15		20		20	ns	3,4,5
Access time from column address	$t_{AA}$		25		30		35		40	ns	3,11
$CAS$ to output in Low-Z	$t_{OLZ}$	0		0		0		0		ns	3
Output buffer turn-off delay	$t_{OFF}$	0	13	0	15	0	20	0	20	ns	7
Transition time (rise and fall)	$t_T$	3	50	3	50	3	50	3	50	ns	2
$RAS$ precharge time	$t_{RP}$	30		40		50		60		ns	
$RAS$ pulse width	$t_{RAS}$	50	10,000	60	10,000	70	10,000	80	10,000	ns	
$RAS$ hold time	$t_{RSH}$	13		15		20		20		ns	
$CAS$ hold time	$t_{CSH}$	50		60		70		80		ns	
$CAS$ pulse width	$t_{CAS}$	13	10,000	15	10,000	20	10,000	20	10,000	ns	
$RAS$ to $CAS$ delay time	$t_{RCD}$	20	37	20	45	20	50	20	60	ns	4
$RAS$ to column address delay time	$t_{RAD}$	15	25	15	30	15	35	15	40	ns	11
$CAS$ to $RAS$ precharge time	$t_{CRP}$	5		5		5		5		ns	
Row address set-up time	$t_{ASR}$	0		0		0		0		ns	
Row address hold time	$t_{RAH}$	10		10		10		10		ns	
Column address set-up time	$t_{ASC}$	0		0		0		0		ns	
Column address hold time	$t_{CAH}$	10		10		15		15		ns	
Column address hold time referenced to $RAS$	$t_{AR}$	40		45		55		60		ns	6
Column address to $RAS$ lead time	$t_{RAL}$	25		30		35		40		ns	

## AC CHARACTERISTICS (Continued)

Parameter	Symbol	-5		-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Read command set-up time	trCS	0		0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	trCH	0		0		0		0		ns	9
Read command hold time referenced to $\overline{\text{RAS}}$	trRH	0		0		0		0		ns	9
Write command hold time	twCH	10		10		15		15		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	twCR	40		45		55		60		ns	6
Write command pulse width	tWP	10		10		15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	trWL	13		15		20		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	tcWL	13		15		20		20		ns	
Data-in set-up time	tDS	0		0		0		0		ns	10
Data-in hold time	tDH	10		10		15		15		ns	10
Data-in hold time referenced to $\overline{\text{RAS}}$	tdHR	40		45		55		60		ns	6
Refresh period (Normal)	tREF		16		16		16		16	ms	
Refresh period (L-ver)	tREF		128		128		128		128	ms	
Refresh period (SL-ver)	tREF		256		256		256		256	ms	
Write command set-up time	twCS	0		0		0		0		ns	8
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	tcWD	36		40		50		50		ns	8
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	trWD	73		85		100		110		ns	8
Column address to $\overline{\text{W}}$ delay time	tAWD	48		55		65		70		ns	8
$\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tcSR	10		10		10		10		ns	
$\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCHR	10		10		15		15		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	trPC	5		5		5		5		ns	
$\overline{\text{CAS}}$ precharge time ( $\overline{\text{C-B-R}}$ counter test cycle)	tcPT	20		20		25		30		ns	
Access time from $\overline{\text{CAS}}$ precharge	tcPA		30		35		40		45	ns	3
Fast page mode cycle time	tpC	35		40		45		50		ns	
Fast page mode read-modify-write cycle time	tpRWC	76		85		100		105		ns	
$\overline{\text{RAS}}$ pulse width (Fast Page Mode)	trASP	50	200,000	60	200,000	70	200,000	80	200,000	ns	
$\overline{\text{CAS}}$ precharge time (Fast page mode)	tcP	10		10		10		10		ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	trHCP	30		35		40		45		ns	
$\overline{\text{OE}}$ access time	tcOA		13		15		20		20	ns	
$\overline{\text{OE}}$ to data delay	tcOD	13		15		20		20		ns	
Output buffer turn off delay time from $\overline{\text{OE}}$	tcOZ	0	13	0	15	0	20	0	20	ns	
$\overline{\text{OE}}$ command hold time	tcOH	13		15		20		20		ns	
Write command hold time (test mode in)	twTH	10		10		10		10		ns	
Write command gold time (test mode in)	twPH	10		10		10		10		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ precharge time ( $\overline{\text{C-B-R}}$ rcycle)	twRP	10		10		10		10		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ hold time ( $\overline{\text{C-B-R}}$ rcycle)	twRH	10		10		10		10		ns	

## TEST MODE CYCLE

(Note. 12)

Parameter	Symbol	-5		-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	95		115		135		155		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	138		160		190		210		ns	
Access time from $\overline{\text{RAS}}$	t <sub>RAC</sub>		55		65		75		85	ns	3,4,11
Access time from $\overline{\text{CAS}}$	t <sub>CAC</sub>		18		20		25		25	ns	3,4,5
Access time from column address	t <sub>AA</sub>		30		35		40		45	ns	3,11
$\overline{\text{RAS}}$ pulse width	t <sub>RAS</sub>	55	10,000	65	10,000	75	10,000	85	10,000	ns	
$\overline{\text{CAS}}$ pulse width	t <sub>CAS</sub>	18	10,000	20	10,000	25	10,000	25	10,000	ns	
$\overline{\text{RAS}}$ hold time	t <sub>RSH</sub>	18		20		25		25		ns	
$\overline{\text{CAS}}$ hold time	t <sub>CSH</sub>	55		65		75		85		ns	
Column address to $\overline{\text{RAS}}$ lead time	t <sub>RAL</sub>	30		35		40		45		ns	
$\overline{\text{CAS}}$ to write enable delay	t <sub>CWD</sub>	41		45		55		55		ns	8
$\overline{\text{RAS}}$ to write enable delay	t <sub>RWD</sub>	78		90		105		115		ns	8
Column address to $\overline{\text{W}}$ delay time	t <sub>AWD</sub>	53		60		70		75		ns	8
Fast mode cycle time	t <sub>PC</sub>	40		45		50		55		ns	
Fast page mode read-modify-write	t <sub>PRWC</sub>	81		85		100		105		ns	
$\overline{\text{RAS}}$ pulse width(Fast page mode)	t <sub>RASP</sub>	55	200,000	65	200,000	75	200,000	85	200,000	ns	
Access time from $\overline{\text{CAS}}$ precharge	t <sub>CPA</sub>		35		40		45		50	ns	3
$\overline{\text{OE}}$ access time	t <sub>OEA</sub>		20		20		25		25	ns	
$\overline{\text{OE}}$ to data delay	t <sub>OED</sub>	18		20		25		25		ns	
$\overline{\text{OE}}$ command hold time	t <sub>OEH</sub>	18		20		25		25		ns	

## NOTES

1. An initial pause of 200 $\mu$ s is required after power up followed by any 8  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  or  $\overline{\text{RAS}}$ -only Refresh cycles before proper device operation is achieved.
2.  $V_{IH(min)}$  and  $V_{IL(max)}$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH(min)}$  and  $V_{IL(max)}$ , and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the t<sub>RCD(max)</sub> limit insures that t<sub>RAC(max)</sub> can be met. t<sub>RCD(max)</sub> is specified as a reference point only. If t<sub>RCD(max)</sub> is greater than the specified t<sub>RCD(max)</sub> limit, then access time is controlled exclusively by t<sub>CAC</sub>.
5. Assumes that t<sub>RCD</sub>  $\geq$  t<sub>RCD(max)</sub>.
6. t<sub>AR</sub>, t<sub>WCR</sub>, t<sub>DHR</sub> are referenced to t<sub>RAD(max)</sub>.
7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
8. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub>  $\geq$  t<sub>WCS(min)</sub> the cycle is an early write cycle and the data out

pin will remain high impedance for the duration of the cycle. If t<sub>CWD</sub>  $\geq$  t<sub>CWD(min)</sub> and t<sub>RWD</sub>  $\geq$  t<sub>RWD(min)</sub> and t<sub>AWD</sub>  $\geq$  t<sub>AWD(min)</sub>, then the cycle is a read-modify-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.

9. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
10. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  leading edge in read-modify-write cycles.
11. Operation within the t<sub>RAD(max)</sub> limit insures that t<sub>RAC(max)</sub> can be met. t<sub>RAD(max)</sub> is specified as a reference point only. If t<sub>RAD</sub> is greater than the specified t<sub>RAD(max)</sub> limit, then access time is controlled by t<sub>AA</sub>.
12. These specifications are applied in the test mode.
13. In test mode read cycle, the value of t<sub>RAC</sub>, t<sub>AA</sub>, t<sub>CAC</sub> is delayed by 2ns to 5ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
14. t<sub>OFF(max)</sub> and t<sub>OEZ(max)</sub> define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.


## TIMING DIAGRAMS

### READ CYCLE




**TIMING DIAGRAMS** (Continued)

**WRITE CYCLE (EARLY CYCLE)**




**WRITE CYCLE ( $\overline{OE}$  CONTROLLED WRITE)**





## READ-MODIFY-WRITE CYCLE






# TIMING DIAGRAMS (Continued)


## RAS-ONLY REFRESH CYCLE

Note: W,  $\overline{OE}$ =Don't Care




## CAS-BEFORE-RAS REFRESH CYCLE

Note:  $\overline{OE}$ , Address=Don't Care




## TIMING DIAGRAMS (Continued)

## HIDDEN REFRESH CYCLE (READ)




## HIDDEN REFRESH CYCLE (WRITE)




## TIMING DIAGRAMS (Continued)

## CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



## TIMING DIAGRAMS (Continued)

## TEST MODE IN CYCLE

Note:  $\overline{OE}$ , Address: Don't Care

3

## TEST MODE DESCRIPTION

The KM44C1000C/CL/CSL is the RAM organized 1,048,576 words by 4 bit internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. Column address bit  $A_0$  is not used. If, upon reading, two bits on one I/O pin are equal (all "1" or "0"s) the I/O pin indicates a "1". If they were not equal, the I/O pin would indicate a "0". In "Test Mode", the 1M x 4 DRAM

can be tested as if it were a 512K x 4DRAM.  $\overline{W}$ ,  $\overline{CAS}$ -BEFORE-RAS Cycle (Test Mode in Cycle) puts the device into "Test Mode", And " $\overline{CAS}$ -BEFORE-RAS REFRESH CYCLE" or "RAS-only-Refresh Cycle" puts it back into "Normal Mode". During the test mode operation, a WCBR cycle is used to perform refresh. The "Test Mode" function reduces test time(1/2 in cases of N test pattern.)

## DEVICE OPERATION

The KM44C1000C/CL/CSL contains 4,194,304 memory locations. Twenty address bits are required to address a particular 4-bit word in the memory array. Since the KM44C1000C/CL/CSL has only 10 address input pins, time multiplexed addressing is used to input 10 row ( $A_0$ - $A_9$ ) and 10 column ( $A_{10}$ - $A_{19}$ ) address. The multiplexing is controlled by the timing relationship between the row address strobe ( $\overline{RAS}$ ), the column address strobe ( $\overline{CAS}$ ), and the valid row and column address inputs.

Operating of the KM44C1000C/CL/CSL begins by strobing in a valid row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. Then the address on the 10 address input pins ( $A_0$ - $A_9$ ) is changed from a row address to a column address and is strobed in by  $\overline{CAS}$ . This is the beginning of any KM44C1000C/CL/CSL cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both  $\overline{RAS}$  and  $\overline{CAS}$  have returned to the high state. Another cycle can be initiated after  $\overline{RAS}$  remains high long enough to satisfy the  $\overline{RAS}$  precharge time ( $t_{RP}$ ) requirement.

### $\overline{RAS}$ and $\overline{CAS}$ Timing

The minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths are specified by  $t_{RAS(min)}$  and  $t_{CAS(min)}$  respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overline{RAS}$  low, it must not be aborted prior to satisfying the minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths. In addition, a new cycle must not begin until the minimum  $\overline{RAS}$  precharge time,  $t_{RP}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM44C1000C/CL/CSL begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

### Read

A read cycle is achieved by maintaining the write enable input ( $\overline{W}$ ) high during  $\overline{RAS}/\overline{CAS}$  cycle. The access time is normally specified with respect to the falling edge of  $\overline{RAS}$ . But the access time also depends on the falling edge of  $\overline{CAS}$  and on the valid column address transition.

If  $\overline{CAS}$  goes low before  $t_{RCD(max)}$  and if the column address is valid before  $t_{RCD(max)}$ , the access time to valid data is specified by  $t_{RAC(min)}$ . However if  $\overline{CAS}$  goes low after  $t_{RCD(max)}$ , access is specified by  $t_{CAC}$  or  $t_{AA}$ . In order to achieve the minimum access time,  $t_{RAC(min)}$ , it is necessary to meet both  $t_{RCD(max)}$  and  $t_{RAD(max)}$ . The KM44C1000C/CL/CSL has common data I/O pins.

For this reason an output enable control input ( $\overline{OE}$ ) has been provided so the output buffer can be precisely

controlled. For data to appear at the output,  $\overline{OE}$  must be low for the period of time defined by  $t_{OE}$  and  $t_{OZ}$ .

### Write

The KM44C1000C/CL/CSL can perform early write, late write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between  $\overline{W}$ ,  $\overline{OE}$  and  $\overline{CAS}$ . In any type of write cycle, Data-in must be valid at or before the falling edge of  $\overline{W}$  or  $\overline{CAS}$ , whichever is later.

**Early Write:** An early write cycle is performed by bringing  $\overline{W}$  low before  $\overline{CAS}$ . The data at the data input pins is written into the addressed memory cells. Throughout the early write cycle the output remains in the Hi-Z state. In the early write cycle the output buffers remain in the three state regardless of the state of the  $\overline{OE}$  input.

**Read-Modify-Write:** In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing  $\overline{W}$  low after  $\overline{CAS}$  and meeting the data sheet read-modify-write cycle timing requirements. This cycle requires using a separate I/O to avoid bus contention.

**Late Write:** If  $\overline{W}$  is brought low after  $\overline{CAS}$ , a late write cycle will occur. The late write cycle is very similar to the read-modify-write cycle except that the timing parameters,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$ , are not necessarily met. The state of data-out is indeterminate since the output can be either Hi-Z or contain data depending on the timing conditions. This cycle requires a separate I/O to avoid bus contention.

### Data Output

The KM44C1000C/CL/CSL has a three-state output buffer which is controlled by  $\overline{CAS}$  and  $\overline{OE}$ . Whenever  $\overline{CAS}$  and  $\overline{OE}$  are high ( $V_{IH}$ ), the outputs are in the high impedance state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by  $t_{CLZ}$  after the falling edge of  $\overline{CAS}$ . Invalid data may be present at the output during the time after  $t_{CLZ}$  and before the valid data appears at the output. The timing parameters  $t_{CAC}$ ,  $t_{RAC}$  and  $t_{AA}$  specify when the valid data will be present at the output. The valid data remains at the output until  $\overline{CAS}$  returns high. This is true even if a new  $\overline{RAS}$  cycle occurs (as in hidden refresh). Each of the KM44C1000C/CL/CSL operating cycles is listed below after the corresponding output state produced by the cycle.

## DEVICE OPERATION (Continued)

**Valid Output Data:** Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

**Hi-Z Output State:** Early Write,  $\overline{\text{RAS}}$ -only Refresh, Fast Page Mode Write,  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  Refresh,  $\overline{\text{OE}}$  controlled write.

**Indeterminate Output State:** Delayed Write (tcwd or tawd are not met)

### Refresh

The data in the KM44C1000C/CL/CSL is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 16/128/256ms. There are several ways to accomplish this.

**$\overline{\text{RAS}}$ -Only Refresh:** This is the most common method for performing refresh. It is performed by strobing in a row address with  $\overline{\text{RAS}}$  while  $\overline{\text{CAS}}$  remains high. This cycle must be repeated for each row.

**$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  Refresh:** The KM44C1000C/CL/CSL has  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  on-chip refresh capability that eliminates the need for external refresh addresses. If  $\overline{\text{CAS}}$  is held low for the specified set up time (tcsr) before  $\overline{\text{RAS}}$  goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle.

**Hidden Refresh:** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the  $\overline{\text{CAS}}$  active time and cycling  $\overline{\text{RAS}}$ . The KM44C1000C/CL/CSL hidden refresh cycle is actually a  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

**Other Refresh Methods:** It is also possible to refresh the KM44C1000C/CL/CSL by using read, write or read-modify write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general  $\overline{\text{RAS}}$ -only or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh is the preferred method.

### Fast Page Mode

Fast page mode provides high speed read, write or read-modify-write access to all memory cells within a selected row. These cycles may be mixed in any order.

A fast page mode cycle begins with a normal cycle. Then, while  $\overline{\text{RAS}}$  is kept low to maintain the  $\overline{\text{CAS}}$  is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page

### $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Counter Test Cycle

A special timing sequence using the  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  counter test cycle provides a convenient method of verifying the functionality of the  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh activated circuitry.

After the  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh operation,  $\overline{\text{CAS}}$  goes high and then low again while  $\overline{\text{RAS}}$  is held low, the read and write operations are enabled.

This is shown in the  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  counter test cycle timing diagram. A memory cell be addressed with 10 row address bits and 10 column address bits defined as follows

**Row Address-** Bits A0 through A9 are supplied by the on-chip refresh counter.

**Column Address-** Bits A0 through A9 are supplied by the falling edge of  $\overline{\text{CAS}}$  as in a normal memory cycle.

### Suggested $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ counter Test Procedure

The  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh counter test cycle timing is used in each of the following steps:

1. Initialize the internal refresh counter by performing 8  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  cycles.
2. Write a test pattern of "lows" into the memory cells at a single column address and 1024 row address (The row addresses are supplied by the on-chip refresh counter)
3. Using read-modify-write cycle, read the "lows" written during step 2 and write "highs" into the same memory locations. Perform this step 1024 times so that highs are written into the 1024 memory cells.
4. Read the "highs" written during step 3.
5. Complement the test pattern and repeat steps 2, 3 and 4.

### Power-up

If  $\overline{\text{RAS}} = \text{Vss}$  during power-up, the KM44C1000C/CL/CSL could possibly begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  track with  $\text{Vcc}$  during power-up or be held at a valid  $\text{Vih}$  in order to minimize the power-up current. An initial pause of 200  $\mu\text{sec}$  is required after



**DEVICE OPERATION** (Continued)

power-up followed by 8 initialization cycles before proper device operation is assured. Eight initialization cycles are also required after any 16(L-ver:128, SL-ver:256) msec period in which there are no RAS cycles. An initialization cycle is any cycle in which RAS is cycled.

**Termination**

The lines from the TTL driver circuits to the KM44C1000C/CL/CSL inputs act like unterminated transmission lines resulting in significant overshoot and undershoot at the inputs. To minimize overshoot it is advisable to terminate the input lines and to keep them as short as possible. Although either series or parallel termination may be used, series termination is generally recommended since it is simple and draws no additional power. It consists of a resistor in series with the input line placed close to the KM44C1000C/CL/CSL input pin. The optimum value depends on the board layout. It must be determined experimentally and is usually in the range of 20 to 40 ohms.

**Board Layout**

It is important to lay out the power and ground lines on memory boards in such a way that switching transient effects are minimized. The recommended methods are gridded power and ground lines or separate power and ground planes. The power and ground planes. The power and ground lines act like transmission lines to the high frequency transients generated by DRAMS.

The impedance is minimized if all the power supply traces to all the DRAMS run both horizontally and vertically and are connected at each intersection or better yet if power and ground planes are used.


**Decoupling**

The importance of proper decoupling can not be over emphasized. Excessive transient noise or voltage droop on the Vcc line can cause loss of data integrity (soft errors). It is recommended that the total combined voltage changes over time in the Vcc to Vss voltage (measured at the device pins) should not exceed 500mV

A high frequency 0.1  $\mu$ F ceramic decoupling capacitor should be connected between the Vcc and ground pins of each KM44C1000C/CL/CSL using the shortest possible traces. These capacitors act as a low impedance shunt for the high frequency switching transients generated by the KM44C1000C/CL/CSL and they supply much of the current used by the KM44C1000C/CL/CSL during cycling.

In addition, a large tantalum capacitor with a value of 47 $\mu$ F to 100 $\mu$ F should be used for bulk decoupling to recharge the 0.1 $\mu$ F capacitors between cycles, thereby reducing power line droop. The bulk decoupling capacitor meet the power grid or power plane. Even better results may be achieved by distributing more than one tantalum capacitor around the memory array.


Units: Inches (Millimeters)

**PACKAGE DIMENSIONS****20-LEAD PLASTIC DUAL IN-LINE PACKAGE**


**PACKAGE DIMENSIONS** (Continued)

**20-LEAD PLASTIC SMALL OUT-LINE J-LEAD**

Units: Inches (millimeters)



**20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE**



**PACKAGE DIMENSIONS** (Continued)**20-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (II) (Forward and Reverse Type)**

Units: Inches (millimeters)

