

1M x 1 Bit CMOS Dynamic RAM with Fast Page Mode

FEATURES

• Performance range:

	trAC	tcAC	trc
KM41C1000C/CL/CSL-6	60ns	15ns	110ns
KM41C1000C/CL/CSL-7	70ns	20ns	130ns
KM41C1000C/CL/CSL-8	80ns	20ns	150ns

- Fast Page Mode operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden refresh capability
- TTL compatible input and output
- Single 5V \pm 10% power supply
- Refresh Cycle
 - 512 cycle/8ms refresh (Normal)
 - 512 cycle/64ms refresh (L-version)
 - 512 cycle/128ms refresh (SL-version)
- Power Dissipation
 - Standby : 5.5mW (Normal)
 - 1.1mW (L-version)
 - 0.55mW (SL-version)
 - Active(60/70/80ms) : 385/358/330mW
- 256K x 4 fast test mode
- JEDEC standard pinout
- Available in plastic DIP, SOJ, ZIP, TSOP(I), TSOP(II) and PLCC Packages

GENERAL DESCRIPTION


The Samsung KM41C1000C/CL/CSL is a CMOS high speed 1,048,576 x 1 Dynamic Random Access Memory. Its design is optimized for high performance applications such as minicomputers, graphics and high performance microprocessor computers.

The KM41C1000C/CL/CSL features Fast Page Mode operation which allows high speed random access of memory cells within the same row. $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability provides on-chip auto refresh as an alternative to $\overline{\text{RAS}}$ -only refresh. All inputs and output are fully TTL compatible.

The KM41C1000C/CL/CSL is fabricated using Samsung's advanced CMOS process.


2

FUNCTIONAL BLOCK DIAGRAM




PIN CONFIGURATION (Top Views)

• KM41C1000CP/CLP/CSLP • KM41C1000CJ/CLJ/CSLJ • KM41C1000CZ/CLZ/CSLZ • KM41C1000CT/CLT/CSLT




• KM41C1000CV/CLV/CSLV

• KM41C1000CVR/CLVR/CSLVR



• KM41C1000CTR/CLTR/CSLTR

• KM41C1000CG/CLG/CSLG



Pin Names	Pin Function
A ₀ -A ₉	Address Inputs
D	Data In
Q	Data Out
W	Read/Write Input
RAS	Row Address Strobe
CAS	Column Address Strobe
TF	Test Function
V _{CC}	Power (+5V)
V _{SS}	Ground
NC	No Connection
NL	No Lead

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Units
Voltage on Any Pin Relative to Vss	V _{IN} , V _{OUT}	-1 to +7.0	V
Voltage on Vcc Supply Relative to Vss	V _{DD}	-1 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	P _D	600	mW
Short Circuit Output Current	I _{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, T_A=0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.4	—	V _{CC} + 1	V
Input Low Voltage	V _{IL}	-1.0	—	0.8	V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Min	Max	Units
Operating Current* ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$, Address Cycling @ t _{RC} =min.)	KM41C1000C/CL/CSL-6	I _{CC1}	-	70	mA
	KM41C1000C/CL/CSL-7		-	65	mA
	KM41C1000C/CL/CSL-8		-	60	mA
Standby Current ($\overline{\text{RAS}}=\overline{\text{CAS}}=\overline{\text{W}}=\text{V}_{\text{IH}}$)		I _{CC2}	-	2	mA
$\overline{\text{RAS}}$ -Only Refresh Current* ($\overline{\text{CAS}}=\text{V}_{\text{IH}}$, $\overline{\text{RAS}}$, Address Cycling @ t _{RC} =min.)	KM41C1000C/CL/CSL-6	I _{CC3}	-	70	mA
	KM41C1000C/CL/CSL-7		-	65	mA
	KM41C1000C/CL/CSL-8		-	60	mA
Fast Page Mode Current* ($\overline{\text{RAS}}=\text{V}_{\text{IL}}$, $\overline{\text{CAS}}$, Address Cycling @ t _{PC} =min.)	KM41C1000C/CL/CSL-6	I _{CC4}	-	55	mA
	KM41C1000C/CL/CSL-7		-	50	mA
	KM41C1000C/CL/CSL-8		-	45	mA
Standby Current ($\overline{\text{RAS}}=\overline{\text{CAS}}=\overline{\text{W}}=\text{V}_{\text{CC}}-0.2\text{V}$)	KM41C1000C	I _{CC5}	-	1	mA
	KM41C1000CL		-	200	μA
	KM41C1000CSL		-	100	μA
$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh Current* ($\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ Cycling @ t _{RC} =min.)	KM41C1000C/CL/CSL-6	I _{CC6}	-	70	mA
	KM41C1000C/CL/CSL-7		-	65	mA
	KM41C1000C/CL/CSL-8		-	60	mA
Battery Back Up Current Average Power Supply Current, Battery back up Mode ($\overline{\text{CAS}}=\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Cycling or 0.2V, W=V _{CC} -0.2V or 0.2V, A ₀ ~A ₉ =V _{CC} -0.2V or 0.2V, D _{IN} =V _{CC} -0.2V, 0.2V or OPEN : t _{RC} =250μS, t _{RAS} =t _{RAS} min.~1μS)	KM41C1000CL KM41C1000CSL	I _{CC7}	-	200 100	μA μA
Input Leakage Current (Any input 0 ≤ V _{IN} ≤ 6.5V, all other pins not under test=0 volts.)		I _{I(L)}	-10	10	μA
Output Leakage Current (Data out is disabled, 0 ≤ V _{OUT} ≤ V _{CC})		I _{O(L)}	-10	10	μA

DC AND OPERATING CHARACTERISTICS (Continued)

Parameter	Symbol	Min	Max	Units
Output High Voltage Level ($I_{OH}=-5mA$)	V_{OH}	2.4	-	V
Output Low Voltage Level ($I_{OL}=4.2mA$)	V_{OL}	-	0.4	V

*NOTE: I_{CC1} , I_{CC3} , I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as average current. I_{CC1} , I_{CC3} , Address can be changed maximum two times while $RAS=V_{IL}$, I_{CC4} , Address can be changed maximum once during a Fast Page cycle.

CAPACITANCE ($T_A=25^{\circ}C$, $V_{CC}=5V$, $f=1MHz$)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (D)	C_{IN1}	-	5	pF
Input Capacitance (A_0-A_9)	C_{IN2}	-	6	pF
Input Capacitance (RAS, CAS, W)	C_{IN3}	-	7	pF
Output Capacitance (Q)	C_{OUT}	-	7	pF

AC CHARACTERISTICS ($0^{\circ}C \leq T_A \leq 70^{\circ}C$, $V_{CC}=5.0V \pm 10\%$, See notes 1,2)

Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t_{RC}	110		130		150		ns	
Read-modify-write cycle time	t_{RWC}	130		150		170		ns	
Access time from RAS	t_{RAC}		60		70		80	ns	3,4,11
Access time from CAS	t_{CAC}		15		20		20	ns	3,4,5
Access time from column address	t_{AA}		30		35		40	ns	3,10
CAS to output in Low-Z	t_{CLZ}	0		0		0		ns	3
Output buffer turn-off delay	t_{OFF}	0	15	0	20	0	20	ns	7
Transition time (rise and fall)	t_T	3	50	3	50	3	50	ns	2
RAS precharge time	t_{RP}	40		50		60		ns	
RAS pulse width	t_{RAS}	60	10,000	70	10,000	80	10,000	ns	
RAS hold time	t_{RSH}	15		20		20		ns	
CAS hold time	t_{CSH}	60		70		80		ns	
CAS pulse width	t_{CAS}	15	10,000	20	10,000	20	10,000	ns	
RAS to CAS delay time	t_{RCD}	20	45	20	50	20	60	ns	4
RAS to column address delay time	t_{RAD}	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	t_{CRP}	5		5		5		ns	
Row address set-up time	t_{ASR}	0		0		0		ns	
Row address hold time	t_{RAH}	10		10		10		ns	
Column address set-up time	t_{ASC}	0		0		0		ns	
Column address hold time	t_{CAH}	15		15		15		ns	
Column address to RAS lead time	t_{RAL}	30		35		40		ns	
Read command set-up time	t_{RCS}	0		0		0		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Read command hold time referenced to $\overline{\text{CAS}}$	trCH	0		0		0		ns	9
Read command hold time referenced to $\overline{\text{RAS}}$	trRH	0		0		0		ns	9
Write command hold time	twCH	10		10		10		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	twCR	45		50		55		ns	6
Write command pulse width	tWP	10		10		10		ns	
Write command to $\overline{\text{RAS}}$ lead time	trWL	15		15		15		ns	
Write command to $\overline{\text{CAS}}$ lead time	twWL	15		15		15		ns	
Data-in set-up time	tDS	0		0		0		ns	10
Data-in hold time	tDH	15		15		15		ns	10
Data-in hold time referenced to $\overline{\text{RAS}}$	tDHR	50		55		60		ns	6
Refresh period (Normal)	tREF		16		16		16	ms	
Refresh period (Low power)	tREF		64		64		64	ms	
Refresh period (Super Low power)	tREF		128		128		128	ms	
Write command set-up time	twCS	0		0		0		ns	8
$\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	tcWD	15		20		20		ns	8
$\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time	trWD	60		70		80		ns	8
Column address to $\overline{\text{W}}$ delay time	tAWD	30		35		40		ns	8
$\overline{\text{CAS}}$ set-up time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCSR	5		5		5		ns	
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tCHR	15		15		15		ns	
$\overline{\text{RAS}}$ precharge to $\overline{\text{CAS}}$ hold time	trPC	5		5		5		ns	
$\overline{\text{CAS}}$ precharge time ($\overline{\text{C}}$ -B- $\overline{\text{R}}$ counter test cycle)	tcPT	20		25		30		ns	
Access time from $\overline{\text{CAS}}$ precharge	tcPA		35		35		40	ns	3
Fast Page mode cycle time	tpC	40		45		50		ns	
Fast Page mode read-modify-write cycle time	tpRWC	60		60		65		ns	
$\overline{\text{RAS}}$ pulse width (Fast Page mode)	trASP	60	100K	70	100K	80	100K	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	trHCP	40		45		50		ns	
$\overline{\text{CAS}}$ precharge time (Fast page mode)	tcp	10		10		10		ns	

NOTES


1. An initial pause of $200\mu\text{s}$ is required after power up followed by any 8 RAS cycles before proper device operation is achieved.
2. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$, and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met. $t_{RCD}(\text{max})$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$.
6. t_{WCR} , t_{DHR} are referenced to $t_{RAD}(\text{max})$.
7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
8. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min})$ the cycle is an early write cycle and

the data output will remain open circuit throughout the entire cycle. If $t_{CWD} \geq t_{CWD}(\text{min})$ and $t_{RWD} \geq t_{RWD}(\text{min})$ and $t_{AWD} \geq t_{AWD}(\text{min})$, then the cycle is a read-write cycle and the data output will contain data read from the selected cell. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.

9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
10. These parameters are referenced to the $\overline{\text{CAS}}$ leading edge in early write cycles and to the W leading edge in read-write cycles.
11. Operation within the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met. $t_{RAD}(\text{max})$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled by t_{AAC} .
12. Normal operation requires the "T.F" pin to be connected to V_{SS} or TTL logic low level or left unconnected on the printed wiring board.
13. When the "T.F" pin is connected to a defined positive voltage, the internal test function may be activated. Contact Samsung for specific operational details of the "test function."
14. In a test mode read cycle, the value of t_{RAC} , t_{CAC} , t_{AA} is delayed for 3ns.


TIMING DIAGRAMS

READ CYCLE




TIMING DIAGRAMS (Continued)

WRITE CYCLE (EARLY WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE



☐ DON'T CARE


FAST PAGE MODE READ CYCLE






☒ DON'T CARE

TIMING DIAGRAMS (Continued)


FAST PAGE MODE READ-WRITE CYCLE



TIMING DIAGRAMS (Continued)

RAS-ONLY REFRESH CYCLENote: $\overline{\text{CAS}} = V_{\text{IH}}$, $\overline{\text{W}}, \text{D}, \text{A}_9 = \text{Don't Care}$ **HIDDEN REFRESH CYCLE****CAS-BEFORE-RAS REFRESH CYCLE**
 DON'T CARE

TIMING DIAGRAMS (Continued)

CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE

DEVICE OPERATION

The KM41C1000C/CL/CSL contains 1,048,576 memory locations. Twenty address bits are required to address a particular memory location. Since the KM41C1000C/CL/CSL has only 10 address input pins, time multiplexed addressing is used to input 10 row and 10 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ($\overline{\text{RAS}}$), the column address strobe ($\overline{\text{CAS}}$), and the valid row and column address inputs.

Operation of the KM41C1000C/CL/CSL begins by strobing in a valid row address with $\overline{\text{RAS}}$ while $\overline{\text{CAS}}$ remains high. Then the address on the 10 address input pins is changed from a row address to a column address and is strobed in by $\overline{\text{CAS}}$. This is the beginning of any KM41C1000C/CL/CSL cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ have returned to the high state. Another cycle can be initiated after $\overline{\text{RAS}}$ remains high long enough to satisfy the $\overline{\text{RAS}}$ precharge time (trp) requirement.

$\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ Timing

The minimum $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ pulse widths are specified by $\text{tr}(\text{min})$ and $\text{tc}(\text{min})$ respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing $\overline{\text{RAS}}$ low, it must not be aborted prior to satisfying the minimum $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ pulse widths. In addition, a new cycle must not begin until the minimum $\overline{\text{RAS}}$ precharge time, trp , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM41C1000C/CL/CSL begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining the write enable input ($\overline{\text{W}}$) high during $\overline{\text{RAS}}$ / $\overline{\text{CAS}}$ cycle. The access time is normally specified with respect to the falling edge of $\overline{\text{RAS}}$. But the access time also depends on the falling edge of $\overline{\text{CAS}}$ and on the valid column address transition.

If $\overline{\text{CAS}}$ goes low before $\text{trcp}(\text{max})$ and if the column address is valid before $\text{trad}(\text{max})$, then the access time to valid data is specified by $\text{trac}(\text{min})$. However if $\overline{\text{CAS}}$ goes low after $\text{trcp}(\text{max})$, or if the column address becomes valid after $\text{trad}(\text{max})$, access is specified by tcac or taa . In order to achieve the minimum access time, $\text{trac}(\text{min})$, it is necessary to meet both $\text{trcp}(\text{max})$ and $\text{trad}(\text{max})$.

Write

The KM41C1000C/CL/CSL can perform early write, late write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between $\overline{\text{W}}$ and $\overline{\text{CAS}}$. In any type of write cycle, Data-in must be valid at or before the falling edge of $\overline{\text{W}}$ or $\overline{\text{CAS}}$, whichever is later.

Early Write: An early write cycle is performed by bringing $\overline{\text{W}}$ low before $\overline{\text{CAS}}$. The data at the data input pin (D) is written into the addressed memory cell. Throughout the early write cycle the output remains in the Hi-Z state. This cycle is good for common I/O applications because the data-in and data-out pins may be tied together without bus contention.

Read-Modify-Write: In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing $\overline{\text{W}}$ low after $\overline{\text{CAS}}$ and meeting the data sheet read-modify-write cycle timing requirements. This cycle requires using a separate I/O to avoid bus contention.

Late Write: If $\overline{\text{W}}$ is brought low after $\overline{\text{CAS}}$, a late write cycle will occur. The late write cycle is very similar to the read-modify-write cycle except that the timing parameters, tcwd and tawd , are not necessarily met. The state of data-out is indeterminate since the output can be either Hi-Z or contain data depending on the timing conditions. This cycle requires a separate I/O to avoid bus contention.

Data Output

The KM41C1000C/CL/CSL has a three-state output buffer which is controlled by $\overline{\text{CAS}}$. Whenever $\overline{\text{CAS}}$ is high (V_{IH}), the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output, the output goes into the low impedance state in a time specified by tclz after the falling edge of $\overline{\text{CAS}}$. Invalid data may be present at the output during the time after tclz and before the valid data appears at the output. The timing parameters tcac , trac and taa specify when the valid data will be present at the output. The valid data remains at the output until $\overline{\text{CAS}}$ returns high. This is true even if a new $\overline{\text{RAS}}$ cycle occurs (as in hidden refresh). Each of the KM41C1000C/CL/CSL operating cycles is listed below after the corresponding output state produced by the cycle.

DEVICE OPERATION (Continued)

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

Hi-Z Output State: Early Write, $\overline{\text{RAS}}$ -only Refresh, Fast Page Mode Write, $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh, $\overline{\text{CAS}}$ only cycle.

Indeterminate Output State: Delayed Write.

Refresh

The data in the KM41C1000C/CL/CSL is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 16/64/128 ms. There are several ways to accomplish this.

$\overline{\text{RAS}}$ -Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with $\overline{\text{RAS}}$ while $\overline{\text{CAS}}$ remains high. This cycle must be repeated for each of the 512 row addresses, (A_0 - A_9). The state of address A_9 is ignored during refresh.

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh: The KM41C1000C/CL/CSL has $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ on-chip refresh capability that eliminates the need for external refresh addresses. If $\overline{\text{CAS}}$ is held low for the specified set up time (t_{CSR}) before $\overline{\text{RAS}}$ goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the $\overline{\text{CAS}}$ active time and cycling $\overline{\text{RAS}}$. The KM41C1000C/CL/CSL hidden refresh cycle is actually a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM41C1000C/CL/CSL by using read, write or read-modify write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general $\overline{\text{RAS}}$ -only or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh is the preferred method.

 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Counter Test Cycle

A special timing sequence using the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle provides a convenient method of verifying the functionality of the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh activated circuitry. The cycle begins as a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh operation. Then, if $\overline{\text{CAS}}$ is brought high and then low again while $\overline{\text{RAS}}$ is held low, the read and write operations are enabled. In this mode, the low address bits A_0 through A_9 are supplied by the on-chip refresh counter. The A_9 bit is set low internally.

Fast Page Mode

The KM41C1000C/CL/CSL has Fast page mode capability which provides high speed read, write or read-modify-write access to all memory cells within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while $\overline{\text{RAS}}$ is kept low to maintain the row address $\overline{\text{CAS}}$ is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page

Power-up

If $\overline{\text{RAS}} = V_{\text{SS}}$ during power-up, the KM41C1000C/CL/CSL could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ track with V_{CC} during power-up or be held at a valid V_{IH} in order to minimize the power-up current. An initial pause of 200 μ sec is required after power-up followed by 8 initialization cycles before proper device operation is assured. Eight initialization cycles are also required after any 8msec period in which there are no $\overline{\text{RAS}}$ cycles. An initialization cycle is any cycle in which $\overline{\text{RAS}}$ is cycled.

Termination

The lines from the TTL driver circuits to the KM41C1000C/CL/CSL inputs act like unterminated transmission lines resulting in significant overshoot and undershoot at the inputs. To minimize overshoot it is advisable to terminate the input lines and to keep them as short as possible. Although either series or parallel termination may be used, series termination is generally recommended since it is simple and draws no additional power. It consists of a resistor in series with the input line placed close to the KM41C1000C/CL/CSL input pin. The optimum value depends on the board layout. It must be determined experimentally and is usually in the range of 20 to 40 ohms.

DEVICE OPERATION (Continued)**Board Layout**

It is important to lay out the power and ground lines on memory boards in such a way that switching transient effects are minimized. The recommended methods are gridded power and ground lines or separate power and ground planes. The power and ground lines act like transmission lines to the high frequency transients generated by DRAMS. The impedance is minimized if all the power supply traces to all the DRAMS run both horizontally and vertically and are connected at each intersection or better yet if power and ground planes are used.

Decoupling


The importance of proper decoupling can not be over emphasized. Excessive transient noise or voltage droop on the Vcc line can cause loss of data integrity (soft errors). It is recommended that the total combined voltage changes over time in the Vcc to Vss voltage (measured at the device pins) should not exceed 500mV.

A high frequency 0.1 μ F ceramic decoupling capacitor should be connected between the Vcc and ground pins of each KM41C1000C/CL/CSL using the shortest possible traces. These capacitors act as a low impedance shunt for the high frequency switching transients generated by the KM41C1000C/CL/CSL and they supply much of the current used by the KM41C1000C/CL/CSL during cycling.

In addition, a large tantalum capacitor with a value of 47 μ F to 100 μ F should be used for bulk decoupling to recharge the 0.1 μ F capacitors between cycles, thereby reducing power line droop. The bulk decoupling capacitor meet the power grid or power plane. Even better results may be achieved by distributing more than one tantalum capacitor around the memory array.

PACKAGE DIMENSIONS**18-LEAD PLASTIC DUAL IN-LINE PACKAGE**



Units: Inches (Millimeters)





PACKAGE DIMENSIONS (Continued)

20-LEAD PLASTIC SMALL OUT-LINE J-LEAD

Units: Inches (millimeters)




20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE




PACKAGE DIMENSIONS (Continued)

20-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (II) (Forward and Reverse Type)

Units: Inches (millimeters)



20-LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE (I) (Forward and Reverse Type)



PACKAGE DIMENSIONS (Continued)

18- LEAD PLASTIC CHIP CARRIER

