Emu6502

65c02 emulator in Forth

2023.01 update




#FORTH2020 Jan 21st, 2023

Block Diagram of 6502 Microprocessor, Circa 1979 INPUT DATA LATCH (DL) REGISTER (PD) MOSFETS DECODE ROM

Drawing © 1995-2011 Donald F. Hanson

Content

- Introduction
- Overall Approach
- Main components
- Instructions definitions
- More Advanced stuff
- Demo



Drawing © 1995-2011 Donald F. Hanson

Introduction

- Emu6502 is a 65C02 emulator written in FORTH
 - Development started in late Dec. 2022
 - Started in AlexForth (on 6502) then moved to gForth
 - Idea is to adapt to ESP32Forth next

- **Objective**: run 65C02 binary rom
 - It runs my AlexForth and AlexMon (monitor) binary roms!


Overall approach

- Use the WDC 65C02 datasheet as the reference
- Replicate the 6502 main components in Forth
- Start with simple instructions like 1da and sta
- Use a very systematic and mechanical approach
 - Critical for the instruction words definition
 - Grouping: same instructions with several addressing modes
 - Helps generating clean code
- Don't try to factor too early so I can see patterns emerge clearly

Emu6502 main components

6502 registers

• Registers, A, X, Y, SP, P and PC as Forth variables:



```
CREATE _A 0 C,
CREATE _X 0 C,
CREATE _Y 0 C,
CREATE _SP 0 C,
CREATE _PC 0 ,
CREATE _P $30 C,
```

6502 processor flags

```
\ -- Processor Flags masks
%10000000 VALUE 'N
                  \ Negative flag
%01000000 VALUE 'V
                  \ Overflow flag
%00010000 VALUE 'B
                   \ Break flag
%00001000 VALUE 'D
                    \ Interrupt disabled
%00000100 VALUE 'I
%00000010 VALUE 'Z
                   \ Zero flag
%00000001 VALUE 'C
                     \ Carry flag
: CLEAR ( mask -- ) NOT P C@ AND P C! ;
: SET ( mask -- ) P C@ OR P C! ;
: UPDATE-FLAG ( b/f mask -- ) SWAP IF SET ELSE CLEAR THEN ;
```

```
N V 1 B D I Z C Processor Status Register "P"

Carry 1 = True

Zero 1 = True

IRQB disable 1 = disable

Decimal mode 1 = true

BRK command 1 = BRK, 0 = IRQB

Overflow 1 = true

Negative 1 = neg
```

Target Memory

- Target memory is a 64KB array
- Initial version (without mapped IO):

```
CREATE RAM $10000 ALLOT \ Full 6502 memory 64KB space

\ Target RAM operations words

: TC@ ( addr -- byte ) RAM + C@ ;

: TC! ( byte addr -- ) RAM + C! ;

: T@ ( addr -- word )

DUP TC@ \ LO

SWAP 1+ TC@ \ HI

$100 * + \ LO HI --> HILO ;
```

Program Counter

• PC register points to the next instruction opcode

```
CREATE _PC 0 ,
: _PC! ( addr -- ) $FFFF AND _PC ! ;
: BYTE@ ( -- byte )
 PC @ DUP 1+ PC! TC@
: WORD@ ( -- byte )
 _PC @ DUP 2+ _PC! T@
```

Opcodes table and Processor cycle

- The 65C02 has 212 valid 1-byte opcodes
- I allocate an <u>array of 256 cells</u>, to store the XT of up to 256 Forth words:

```
CREATE OPCODES #256 CELLS ALLOT
```

The opcode is the index into the array

- A processor cycle now becomes clear:
 - Fetch 1 byte at PC
 - Decode the instruction
 - Execute the corresponding word

```
: NEXT
  ( FETCH ) BYTE@
  ( DECODE ) CELLS OPCODES + @
  ( EXECUTE ) EXEC
;
```

Instruction definitions approach

Defining instructions and binding to opcodes

• BIND: assigns a word to an opcode:

• Example (simplest instruction): NOP, opcode is \$EA

```
:NONAME ( NOP ) ; $EA BIND
```

Defining LDA and STA

• LDA immediate (\$A9)

```
\ A9 XX Fetch byte | Set flags | Store in A | Store the XT in OPCODES table :NONAME ( LDA IMM ) BYTE@ >NZ _A C! ; ( xt ) $A9 BIND
```

• STA absolute (\$8D)

```
\ 8D LO HI Get A | Fetch Addr | Store to Mem | Store the XT in OPCODES table :NONAME ( STA ABS ) _A C@ WORD@ TC! ; ( xt ) $8D BIND
```

Addressing modes

- The WDC 65C02 has 16 addressing modes.
 - Not all instructions use the 16 modes.
- Example of LDA:

```
:NONAME ( LDA IMM
                                                    >NZ _A C!;
                                                                 $A9 BIND \ LDA #
                     BYTE@
                   ) BYTE@
                                                   >NZ _A C!|;
                                                                 $A5 BIND \ LDA zp
:NONAME ( LDA ZP
                                            TC@
:NONAME ( LDA ABS
                   ) WORD@
                                             TC@
                                                   >NZ _A C!¦;
                                                                $AD BIND \ LDA a
                   TC@
                                                   >NZ A C!;
:NONAME ( LDA ABSX
                                                                 $BD BIND \ LDA a,x
                   ) WORD@ Y C@ +
                                                   >NZ A C!;
:NONAME ( LDA ABSY
                                            TC@
                                                                $B9 BIND \ LDA a,y
:NONAME ( LDA ZPX
                   ) BYTE@ _X C@ + $FF AND
                                            ¦TC@
                                                   | NZ _A C! |;
                                                                 $B5 BIND \ LDA zp,x
                   ) BYTE@ _X C@ + $FF AND T@ TC@
                                                   >NZ _A C!;
                                                                $A1 BIND \ LDA (zp,x)
:NONAME ( LDA INDX
                    ) BYTE@ T@
                                            TC@
                                                   >NZ _A C!;
                                                                 $B2 BIND \ LDA (zp)
:NONAME ( LDA ZIND
:NONAME ( LDA INDY
                    ) BYTE@ T@ Y C@ +
                                            TC@
                                                   >NZ _A C! ;
                                                                 $B1 BIND \ LDA (zp),y
```


Patterns start to emerge that show opportunities for factoring

LDA and STA after factoring

```
\ Addressing modes words
: 'ZP ( -- addr ) BYTE@ ; \ zp
: 'ABS ( -- addr ) (WORD@ ; \ Absolute a
: 'ABSX ( -- addr ) (WORD@ _X C@ + ; \ a,x
: 'ABSY ( -- addr ) (WORD@ _Y C@ + ; \ a,y
: 'ZPX ( -- addr ) (BYTE@ _X C@ + $FF AND ; \ zp,x
: 'ZPY ( -- addr ) (BYTE@ _Y C@ + $FF AND ; \ zp,y
: 'INDX ( -- addr ) (BYTE@ _X C@ + $FF AND T@ ; \ (zp,x)
: 'ZIND ( -- addr ) (BYTE@ T@ ; \ (zp)
: 'INDY ( -- addr ) (BYTE@ T@ _Y C@ + ; \ (zp), y
```

```
: LDA ( byte -- ) >NZ A C! ;
                                  LDA; $A9 BIND \ LDA #
:NONAME ( LDA IMM
                     ) ['ABS
                             TC@ LDA; $AD BIND \ LDA a
:NONAME
         LDA ABS
                              TC@ LDA; $A5 BIND \ LDA zp
:NONAME (
         LDA ZP
:NONAME
         LDA ABSX
                     ) | 'ABSX | TC@ | LDA |; $BD BIND \ LDA a, x
         LDA ABSY
                        'ABSY !TC@!LDA ; $B9 BIND \ LDA a,y
:NONAME
                             TC@ LDA; $B5 BIND \ LDA zp,x
:NONAME
          LDA ZPX
                        'ZPX
                      'INDX TC@ LDA ; $A1 BIND \ LDA (zp,x)
:NONAME
         LDA INDX
                      'ZIND TC@ LDA; $B2 BIND \ LDA (zp)
:NONAME
         LDA ZIND
:NONAME ( LDA INDY
                      'INDY TC@ LDA; $B1 BIND \ LDA (zp),y
: STA ( addr -- ) A C@ SWAP TC! ;
         STA ABS
                                  STA!; $8D BIND \ STA a
                                  STA; $85 BIND \ STA zp
:NONAME (
         STA ZP
: NONAME
         STA ABSX
                       'ABSX
                                  !STA :; $9D BIND \ STA a,x
: NONAME
         STA ABSY
                        'ABSY
                                  STA; $99 BIND \ STA a,y
                                  STA; $95 BIND \ STA zp,x
: NONAME
         STA ZPX
                        'ZPX
                                  STA; $81 BIND \ STA (zp,x)
: NONAME
         STA INDX
                        'INDX
                        'ZIND
                                  STA; $92 BIND \ STA (zp)
: NONAME
         STA ZIND
         STA INDY
                        'INDY
                                  <mark>'STA¦; $</mark>91 BIND \ STA (zp),y
:NONAME (
```

Accelerated code template generation



I used a spreadsheet with all the 65C02 instructions, with their opcodes and addressing modes, to quickly generate an empty template code for all the 212 instructions, just waiting to be defined.

```
:NONAME (
                         $69 BIND \ ADC #
: NONAME
         ADC ZP
                     ) : $65 BIND \ ADC zp
:NONAME
                     ) ; $6D BIND \ ADC a
         ADC ABS
:NONAME (
         ADC ABSX
                     ) : $7D BIND \ ADC a.x
:NONAME
                     ); $79 BIND \ ADC a,v
          ADC ABSY
         ADC ZPX
: NONAME
                     ); $75 BIND \ ADC zp,x
:NONAME
                      ) ; $61 BIND \ ADC (zp,x)
:NONAME (
         ADC ZIND
                      ) ; $72 BIND \ ADC (zp)
:NONAME ( ADC INDY
                     ); $71 BIND \ ADC (zp),v
```

More advance stuff

Handling I/O

- 6502 I/O is memory mapped
- We can easily hook into TC@ / TC! to add support for IO devices
- Example: simple char input/output

```
$F004 CONSTANT IN_CHAR

$F001 CONSTANT OUT_CHAR

\ Target RAM operations
: TC@ ( addr -- byte ) DUP IN_CHAR = IF DROP GETC EXIT THEN RAM + C@;
: TC! ( byte addr -- ) DUP OUT_CHAR = IF DROP EMIT EXIT THEN RAM + C!;
```

NEXT, RUN, BREAKPOINT

- Load a 65(C)02 rom into target memory
- Run step by step (NEXT) or call RUN to run up to the next breakpoint
- By default breakpoint is when code run a BRK. You can also define custom breakpoints (BREAKPOINT is a deferred word):

```
\ Ex. breakpoint on A=1
:NONAME ( -- flag ) _A C@ 1 = ; IS BREAKPOINT
```

Demo

Limits / Whats next

Limitations

- No interrupt support for the moment (STP, WAI, IRQ/NMI)
- Not clock-cycle accurate

Possible ideas for future updates

- Adapt to ESP32Forth (and basic IO/GPIO capability)
- Add some interrupts mechanism
- Develop a GUI? (when running in Gforth)
 - Step by step
 - Viewing/editing registers
 - Viewing/editing memory content,...

Thank you!

Links

Emu6502 repository on Github: https://github.com/adumont/emu6502

My web page with links to all my projects (and these slides): https://adumont.github.io/

Interact with me on Twitter: @adumont https://twitter.com/adumont

Forth2020 meetings archive, recordings and how to join us: https://github.com/forth2020/zoom-presentations

