

# Computer System Architecture

H. SOUBRA

# Disclaimer


This course contains copyrighted material the use of which has not always been specifically authorized by the copyright owner. They are used strictly for educational purposes. The principle of fair use applies.

# Lecture 8: Hardware Implementation

- How to deal with control signals?
- Pipelining!



# Simple Hardware Implementation




How to deal with those??

# Control Signal Table


Instruction	ALUOp	RegDst	ALUSrc	RegWrite	MemRead	MemWrite	Branch	MemtoReg
LW								
SW								
BEQ								
R-TYPE								

Instruction	ALUOp 2-bit control	ALU operation	ALU operation 4-bit Input
LW/SW	00	ADD	0010
BEQ	01	SUB	0110
R-TYPE	10	<i>funct</i>	<i>funct</i>




# Control Signal Table

Instruction	ALUOp	RegDst	ALUSrc	RegWrite	MemRead	MemWrite	Branch	MemtoReg
LW	00	0	1	1	1	0	0	1
SW	00	X	1	0	0	1	0	X
BEQ	01	X	0	0	0	0	1	X
R-TYPE	10	1	0	1	0	0	0	0



# Full Simple Hardware Implementation




# Control function for the simple implementation

OPCODE	Instruction	ALUOp	RegDst	ALUSrc	RegWrite	MemRead	MemWrite	Branch	MemtoReg
100011	LW	00	0	1	1	1	0	0	1
101011	SW	00	X	1	0	0	1	0	X
000100	BEQ	01	X	0	0	0	0	1	X
000000	R-TYPE	10	1	0	1	0	0	0	0



# Instruction cycles

- How many cycles to execute an instruction? Why?
- Edge triggered
- Memory for instructions separate from one for data!
- And any other element needed more than once must be duplicated



# Performance of the Single-Cycle Implementation

$$\text{Execution time (in Seconds/Program)} = \frac{\text{Instructions}}{\text{Program}} * \frac{\text{Clock cycles}}{\text{Instruction}} * \frac{\text{Seconds}}{\text{Clock cycle}}$$

1

How big should it be?

# Performance of the Single-Cycle Implementation


- Single-cycle design will work correctly but **inefficiently**
- Clock cycle must have the **same length** for every instruction
- The **longest** possible **path** in the processor determines the clock **cycle**
- Which instruction is the slowest?

$$\text{Execution time (in Seconds/Program)} = \frac{\text{Instructions}}{\text{Program}} * \frac{\text{Clock cycles}}{\text{Instruction}} * \frac{\text{Seconds}}{\text{Clock cycle}}$$

1

How big should it be?

# Longest path



# Performance of the Single-Cycle Implementation

- Lw is the slowest:

1. reading the instruction memory: 150ns
2. reading the base register: 1ns
3. computing memory address: 2ns
4. reading the data memory: 150ns
5. storing data back in a register: 1ns

So it takes 304 ns

So the clock should be  $1/304 \times 10^{-9} = 3 \text{ MHz}$

$$\text{Execution time (in Seconds/Program)} = \frac{\text{Instructions}}{\text{Program}} * \frac{\text{Clock cycles}}{\text{Instruction}} * \frac{\text{Seconds}}{\text{Clock cycle}}$$


1

How big should it be?



What to do?



# Sandwich making Pipelining



# Pipelining

- What are the instruction stages:
  - Fetch
  - Decode (+Read registers)
  - Execute (+ calculate an address)
  - **Read memory**
  - Write result into a register
- In **single cycle**: instructions **must wait** for their turn
- Pipelining: eliminate the wait and **overlap** instructions!
- Single-Cycle versus Pipelined Performance?

**Tutorial!**




# Designing ISA for Pipelining

What makes fetch and decode easier?

1. **Fixed-sized** instructions.
2. Instruction format where source register is in the **same place** in each instruction

What makes execute and memory read easy?

1. Memory operands **only** appear in **loads or stores**
2. Memory **alignment**






# Limitations of pipelining

## Data Hazards

- Consider the following code, and try to pipeline it:

```
sub $s1, $t1, $t2
add $t0, $s1, $s0
```



## Control Hazards

- Consider the following code, and try to pipeline it:

```
sub $s0, $t1, $t2
bne $s3, $s4, else
addi $t0, $zero, 1
```

Next instruction?!?

```
...
else: addi $s1, $zero, 2
```



## Structure Hazards

- What if instruction fetching and data reading were not 'separated'?

# How to deal with pipelining Hazards

- Control Hazards: a.k.a Branch hazard:
  - Stall? =>Delayed decision!
  - Prediction?
- Data hazards:
  - Reorder instructions (hazards removed by the compiler)
  - Forwarding/bypassing

# Research

- How much technology has influenced time spent in the different components?