Lab 1 Introduction to Digital Circuit Design October 23 - October 30, 2024

Cameron Wilding AK 317

Table of Contents

Abstract	3
Equipment	3
Introduction	3
Theoretical Basis	3
Circuit Description	4
Logic Circuit Drawn	4
Truth Table Hypothesis.	4
Experimental Results	4
Structural Code	5
Behavioral Code	6
Sim Result	7
RTL Design	7
Comparison to Theory & Simulation	7
Observations and Conclusions	7
Overall Summary	

Abstract

The purpose of this laboratory is to write Verilog code to implement an alarm system using basic logic functions, such as And and Or gates.

Equipment

This experiment was carried out in Atwater Kent room 317 with the following equipment:

- ECE Lab Kit
- Verilog

Introduction

The alarm system we were supposed to design has 3 inputs;

- Door Open Sensor (C)
- Motion Sensor (B)
- Arm(Enable) Alarm (A)

And one output;


• Alarm (Z)

The boolean expression of the alarm system is: Z = (B + C) * A.

Theoretical Basis

Breaking down the Boolean expression into logic gates, we can see that first, C and B are combined together in an Or gate (as they are added in the Boolean expression), and then the output of said Or gate (written as wire X in the code) is put into an And gate with A, resulting in Z.

Circuit Description



Logic Circuit Drawn

A	В	С	Z
0	X	X	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

Truth Table Hypothesis.

Experimental Results

To implement this logic circuit into Verilog, I first had to write the structural code of the logic circuit. This code, as structured in the lab requirements, intakes A, B, and C. Then it puts C and B through an Or gate, with the result being stored as wire X. Then, X and A are run through an And gate, resulting in the final output Z.


```
23 - module expl_behavior(
24
         input A,
25 ;
         input B,
         input C,
26
27
         output Z
28
         );
29
30
          wire X;
31
32 ;
         or pl(X,C,B);
33
         and p2(Z,A,X);
34
35 @ endmodule
```

Structural Code

Next, the code that controlled the experimental behavior of this circuit for testing purposes was written. I first defined A, B, and C as in1, in2, and in3 respectively, then assigned A to 0, and B+C to 1, and had the computer hold there for 10 milliseconds. I then did the same for every other possible value of A, B, and C, as listed in the truth table in the previous section, so I could test every iteration of the circuit.


```
23 - module expl_sim(
24 !
        );
25
        reg in1, in2, in3;
26
        wire out;
27
28
        expl_behavior dut(.A(in1),.B(in2),.C(in3),.Z(out));
29 🖯
        initial
30 🖨
        begin
31
        //0*(1) = 0. Expect 0 out for any value of in2 or in3
32
33
        inl = 0;
34
        in2 = 1;
35
        in3 = 1;
36
        #10;
37
38
        //1*(0) = 0. Expect 0 out
39
        inl = 1;
40
        in2 = 0;
41
        in3 = 0;
42
        #10;
43
44
45
        //1*(1) = 1. Expect 1 out
46
        in1 = 1;
        in2 = 0;
47
48
       in3 = 1;
49 i
        #10;
50
51
        //1*(1) = 1. Expect 1 out
52 !
        in1 = 1;
53
        in2 = 1;
54
        in3 = 0;
55
        #10;
56 '
57
        //1*(1) = 1. Expect 1 out
58 :
        inl = 1;
59
        in2 = 1;
60
        in3 = 1;
61
        #10;
62 !
63 🗀
        end
64 🖒 endmodule
65
```

Finally, I ran all of this code through the Verilog simulator, and ended up with this graph as a result, where again, in1 = A, in2 = B, in3 = C, and out = Z.



Sim Result

Verilog also output a RTL design of the equivalent circuit, seen below



RTL Design

Comparison to Theory & Simulation

Looking at the sim result, we can see that the truth table was exactly correct. As expected, when A = 0, then Z = 0. When both B and C equal 0, then Z = 0. Finally, whenever A = 1, and at least 1 of B and C equal 1, then Z = 1. This shows that the truth table is entirely correct. The RTL design, as expected, is exactly the same as the logic circuit I drew at the beginning, ensuring I wrote my code correctly.

Observations and Conclusions

The results of this lab show that for the specified alarm system to go off, the alarm needs to be on, and at least one of the motion sensor or the door open sensor needs to be tripped. There were no discrepancies between the theory and the experimental result.

Overall Summary

In this lab, I took a boolean expression of an alarm system, wrote a truth table and drew a logic circuit for said alarm system, then integrated them into Verilog. Through Verilog, I simulated the circuit, proving my truth table to be correct.