# INTRODUCTION HANDOUT

A hardware description language (HDL) is a specialized computer language used to describe **the structure and behavior** of electronic circuits. These languages are

- VHDL (VHSIC Hardware Description Language) (VHSIC -> Very High-Speed Integrated Circuit)
- Verilog
- SystemVerilog
- CHISEL

## What is Verilog?

#### Google Definition from Science Direct:


Verilog is a hardware description language used for simulation and synthesis in the field of computer science. It defines the syntax and semantics for creating digital systems, with a focus on creating a synthesizable subset of language constructs for logic synthesis.

## My definition:

Verilog is the language where you can create digital circuits in your code. It is like using paint, very basic and straightforward, low-level. When complexity increases It might be hard to manage.

## Where do we use Verilog?

The most important usage of Verilog is FPGA programming, but what is FPGA? FPGA is field programmable gate array:



There are ready to use blocks in the IC, we are programming functions and connections of these blocks. Literally hardware programming! There should be tool to use this language. This tool is Vivado in our lab.

## Vivado:

There are two big companies in the digital circuit and microprocessor industry:






Vivado is the tool to program Xilinx (AMD) FPGAs. Quartus is the tool for Altera (Intel) devices.

ECE 2029 1 of 8

#### What is in Vivado?

We are going to focus on the dashboard on the left. There are multiple features:

- Project Manager
- IP Integrator
- Simulation
- RTL Analysis
- Synthesis
- Implementation
- Program and Debug



We will use Project Manager to open, add and view file structures. Simulation tab will be used to see wave form output like in the figure above. RTL analysis will give the logic gate result of the design. We can compare handwritten and programmed ones to understand possible mistakes.

## **Additional:**

There is an syntax and code examples under Project Manager-> Language Templates. Instead of looking at sources from web browsers, this feature might be helpful to correcting your code and improve your speed.

ECE 2029 2 of 8


# STEP by STEP Vivado and Verilog

We'll go overstep by step how to open, run very simple logic on the Vivado. We are going to get familiar with syntax.






# Choose to create project:




ECE 2029 3 of 8

Give a proper name to your project:




Choose RTL Project option with do not specify sources. You can uncheck this option if you want to specify the source files like Verilog and test bench files. For our case we can skip it.




ECE 2029 4 of 8

Now we need to choose our targeted device, in this lab we will not update our code to hardware. But simulation tool still requires a target device to create correct gate level synthesis. Therefore, please go "Boards", and "Refresh" the list. Then you will able to see vendor named "digilentinc.com". Please choose "Basys3". This board will be used following classes.




## We are good to go!




ECE 2029 5 of 8


We create a project on Vivado, now we need to create our source code to generate Verilog blocks. You can click both to add source file.




We need a design source first! After hitting next, we will see empty list of designs sources, so we can create a file which is Verilog with a proper name. This name will be our module name, and click Finish.




A new window will pop-up. This screen shows I/O configuration of the module. You can choose port name in here like A,B as input and C as output.




ECE 2029 6 of 8






We assign output C "OR" combination of A and B. We need to create a simulation source (test bench). To see the signal output of this block. We will do the same steps add source file but we will choose simulation source. Now do not assign and input and output to this module.



We create a test bench that includes demo module as submodule, dut (device under test) is given name for called submodule you can write anything there apple, tree, dut, subdemo etc. Then we need to initialize our


ECE 2029 7 of 8

signal connections then we can begin to assign different values to inputs. Each step has 10ns waiting time before next case. Now we need to run simulation to see the output waveforms.



We can see that if one input is 1, output is 1. The output is 0 when both inputs are 0, which is characteristic of an OR gate. Then we can run RTL result to see our design on gate level.

## Here is the result:



We programmed an OR gate which has A and B as input, C as output.

ECE 2029 8 of 8