

CAMERON WILDING

camwilding.weebly.com | (603) 325-0045 | cameronpwilding@gmail.com

OBJECTIVE

Electrical and Computer Engineering graduate student seeking internship in Digital Design.

EDUCATION

Worcester Polytechnic Institute, Worcester, MA

Master of Science in Electrical and Computer Engineering May 2025 – May 2027

Relevant Coursework: Computer Architecture, Advanced Digital System Design, Advanced Analog Integrated Circuit Design, Physical Security of Microelectronic Systems **GPA: 4.0**

Bachelor of Science in Electrical and Computer Engineering Sep 2022 – May 2026

Relevant Coursework: Advanced Digital System Design w/FPGAs, Computer Organization, CMOS Fundamentals, Analog IC Design **GPA: 3.70**

WORK EXPERIENCE

Research Assistant, Worcester Polytechnic Institute Jan 2026 – Present

- Conducting research on non-invasive AI governance by analyzing physical signals generated during GPU computation to verify AI behavior without exposing sensitive data.
- Implement and analyze CUDA workloads using Python-based tooling as part of M.S. thesis

Teaching Assistant, Worcester Polytechnic Institute Aug 2025 – Jan 2026

Helped 31 students in ECE3829: Advanced Digital Systems Design w/ FPGAs labs as they developed a number of complex digital circuits, logic systems, and state machines on the Xilinx Artix 7 in Vivado, while grading their lab work and providing technical expertise in Verilog.

PROJECTS

Tensor Co-Processor for Croc SoC Oct 2025 – Present

- Designed systolic array, control logic, and partial product accumulation in SystemVerilog
- Optimized for low area + power, with INT8 inputs accumulating to INT32 for high accuracy
- Verified in December 2025 with UVM, taping out Spring 2026, testing Fall 2026

Power Management IC Design for IoT Applications Aug 2025 – Present

- Lead of Digital Design for an 8 person team working on a custom ASIC using Cadence Tool Suite
- Designing control state machines to manage power management blocks in Verilog
- Taping out May 2026, testing Fall 2026

CubeSat Support Systems Development Jan 2024 – Present

- Lead the WPI Satellite Development Club's Support Systems Subteam
- Developing codebase in C to control power board, camera, and data transmission
- Designing main board in Altium to connect and control power board and camera over SPI

FPGA Signal Compressor Jan 2026

- Designed an on-FPGA lossless data compressor in SystemVerilog for compressing bus data onto BRAM
- Achieved a 7.4x compression rate, winning Best Rookie Hack at GoatHacks 2026

TECHNICAL SKILLS

HARDWARE/SOFTWARE: Vivado, KiCad, LTspice, Altium, Git, Cadence Tool Suite (Virtuoso, Genus, Innovus, Tempus, Spectre), SPICE, Linux, UVM

PROGRAMMING LANGUAGES: SystemVerilog, Verilog, C, C++, Python, MATLAB