


ITWS-II

Dr. RAJA VARA PRASAD


IIIT Sricity Chittoor

March 9, 2018

ADC with multiple inputs




Pulse Width Modulation




$$N = \frac{V}{K * \phi} \tag{1}$$




Timers



Timers




Timers - Prescaler



PS2, PS1, PS0: PreScaler select inputs: Binary number on these 3 bits determine which input (0..7) to be selected

Timers - Postscaler



1 second from 4 MHZ clock and prescaler of 1:1 and postscaler of 1:16 for TMR1=0 and PR2=255 count ?

BUS

- ► CPU Communicates with Memory and I/O using BUS
- Not just Physical wires
- Protocol for communication/transportion of signals
- Bus are shared between CPU, Memory and I/O

Definition of Bus

- 1. Transaction protocol
- 2. Timing and Signaling
- 3. Electrical Specifications
- 4. Physical and Mechanical speifications

Different Bus and Characteristics

- Address
- ▶ Data: Between source and destination
- ► Control: for Transaction/Transport protocol

Bus signals Tristated ? Address and Data

Maximum Bus load - maximum devices

Increase Bus Bandwidth

- 1.Non multiplexed Address/Data lines
- 2. Increase the width of Data Bus (for word length of 16 and a bus 64 bit)
- 3. Block transfer Single Address but multiple data to be sent

BUS

Differentition interms of Instruction and Data access.

- Von Neumann Architecture
- Harvard Architecture
- Modified Harvard Architecture

Von Neumann architecture

Single Bus for Instructions and Data

- Bit widths should be same for Instruction and Data
- Data Transfers and Instructions fetches should be Scheduled
- Pipelining is complex
- Early Systems




Figure: Von Nuemann Architecture

Harvard Architecture

Seperate instruction and Data buses

- Different Widths for Data and Instruction
- Simultaneous and faster operation
- Pipelining is Easier than Von Nuemann
- Most of the Modern Systems
- Examples: DSP processors, ARM, AVR, ATMEL, PIC etc.





Figure: Harvard Architecture

ARM Instruction Pipeline


Optimal Pipelining




- All operations here are on registers (single cycle execution)
- In this example it takes 6 clock cycles to execute 6 instructions
- Clock cycles per Instruction (CPI) = 1


ARM Instruction Pipeline


Branch Pipeline Example




- F Fetch D Decode E Execute L Linkret A Adjust
- Breaking the pipeline
- Note that the core is executing in ARM state










Serial Protocols

For moving data quickly one device to other I2C Serial Pheripharal Interface (SPI)

- Short Distances
- Less wires
- ▶ Lower foot print
- Low cost
- Low Complexity


SPI

- Full duplex
- EEPROM, ADC etc.
- Faster than I2C






(h) Pressure Sensor with SPI




(i) Pressure Sensor with SPI

SPI - Master to Slave and Slave to Master



SPI - Slave to Master




12C - Inter-Integrated Circuit

- Communication between 2 ICs
- Control Interface for specific applications
- EEPROMS, Sensors, RTC
- ▶ RF tuners, Video decoders, Audio processors


Features:


- Data is bidirectional
- ► Half duplex 1 clock and 1 data line
- Synchronous Clock drives data
- Clock speed can vary even in synchronous
- ► Slow (100 KBPS), Fast (400 KBPS), High Speed (1.4 MBPS)

- ► SDA Serial Data and SCL Serial Clock
- ► SCL high indicates valid data, Data Change during low clock
- ▶ Start S and Stop P, Data is between S and P




- ▶ 8 bits and 1 ACk bit
- Most Significant bit first
- Address of reciepent is also data
- First byte is address Master- Tx and slave address is sent
- ▶ 7 bit address and last bit decide weather read or write





- master and slave interchangeable
- Master drives clock
- Slave pulls clock low No Data transfer wait state speed mismatch
- All slaves are controlled by master
- Arbitration is available with only 2 wires



- for occasionally used devices communication on board
- Easy to link multiple devices
- Cost and complexity do not scale up with devices
- ► COmplexity of supporting software can be higher