


CO: Computer Organization

Day 4


Indian Institute of Information Technology, Sri City

Jan - May - 2018

<http://co-iiits.blogspot.in/>



Arithmetic Operations on Integers




FA - Full Adders
B - Data 2
C - Carry

A - Data 1
S - Sum

Arithmetic Operations on Integers

A 16-bit Ripple Carry Adder



C_4 is available at $9T$.

C_8 is available at $17T$.


C_{12} is available at $25T$.

C_{16} is available at $33T$.

S_{15} is available at $32T$

Arithmetic Operations on Integers

A 16-bit Ripple Carry Adder



C_4 is available at $9T$.

C_8 is available at $17T$.


C_{12} is available at $25T$.

C_{16} is available at $33T$.

S_{15} is available at $32T$

Arithmetic Operations on Integers

A 16-bit Ripple Carry Adder



C_4 is available at $9T$.

C_8 is available at $17T$.


C_{12} is available at $25T$.

C_{16} is available at $33T$.

S_{15} is available at $32T$

Arithmetic Operations on Integers

A 16-bit Ripple Carry Adder



C_4 is available at $9T$.

C_8 is available at $17T$.


C_{12} is available at $25T$.

C_{16} is available at $33T$.

S_{15} is available at $32T$

Arithmetic Operations on Integers

A 16-bit Ripple Carry Adder



C_4 is available at $9T$.

C_8 is available at $17T$.


C_{12} is available at $25T$.

C_{16} is available at $33T$.

S_{15} is available at $32T$

Arithmetic Operations on Integers

A 16-bit adder using 4-bit CLAs



C_4 is available at $3\mathcal{T}$.

C_8 is available at $5\mathcal{T}$.

C_{12} is available at $7\mathcal{T}$.


C_{16} is available at $9\mathcal{T}$.

S_{15} is available at $10\mathcal{T}$.

\therefore Latency of N-bit Adder using L-bit CLAs : $(2\frac{N}{L} + 2)\mathcal{T}$.

Arithmetic Operations on Integers

A 16-bit adder using 4-bit CLAs



C_4 is available at $3\mathcal{T}$.

C_8 is available at $5\mathcal{T}$.

C_{12} is available at $7\mathcal{T}$.


C_{16} is available at $9\mathcal{T}$.

S_{15} is available at $10\mathcal{T}$.

\therefore Latency of N-bit Adder using L-bit CLAs : $(2\frac{N}{L} + 2)\mathcal{T}$.

Arithmetic Operations on Integers

A 16-bit adder using 4-bit CLAs



C_4 is available at $3\mathcal{T}$.

C_8 is available at $5\mathcal{T}$.

C_{12} is available at $7\mathcal{T}$.


C_{16} is available at $9\mathcal{T}$.

S_{15} is available at $10\mathcal{T}$.

\therefore Latency of N-bit Adder using L-bit CLAs : $(2\frac{N}{L} + 2)\mathcal{T}$.

Arithmetic Operations on Integers

A 16-bit adder using 4-bit CLAs



C_4 is available at $3\mathcal{T}$.

C_8 is available at $5\mathcal{T}$.

C_{12} is available at $7\mathcal{T}$.


C_{16} is available at $9\mathcal{T}$.

S_{15} is available at $10\mathcal{T}$.

\therefore Latency of N-bit Adder using L-bit CLAs : $(2\frac{N}{L} + 2)\mathcal{T}$.

Arithmetic Operations on Integers

A 16-bit adder using 4-bit CLAs



C_4 is available at $3\mathcal{T}$.

C_8 is available at $5\mathcal{T}$.

C_{12} is available at $7\mathcal{T}$.


C_{16} is available at $9\mathcal{T}$.

S_{15} is available at $10\mathcal{T}$

\therefore Latency of N-bit Adder using L-bit CLAs : $(2\frac{N}{L} + 2)\mathcal{T}$.

Arithmetic Operations on Integers

A 16-bit adder using 4-bit CLAs



C_4 is available at $3\mathcal{T}$.

C_8 is available at $5\mathcal{T}$.

C_{12} is available at $7\mathcal{T}$.

C_{16} is available at $9\mathcal{T}$.

S_{15} is available at $10\mathcal{T}$

\therefore Latency of N-bit Adder using L-bit CLAs $:(2\frac{N}{L} + 2)\mathcal{T}$.

'M' Integer Additions. Each Integer of size N-bits.

- 1 Using N-bit adders and L-bit CLAs: $M(2\frac{N}{L} + 2)\mathcal{T}$.
- 2 How could we design a Pipeline Adder. ? 😊
- 3 Pipeline can have $\frac{N}{L}$ Stages.
- 4 In each stage performs L-bit addition using CLA Adder.


'M' Integer Additions. Each Integer of size N-bits.

- 1 Using N-bit adders and L-bit CLAs: $M(2\frac{N}{L} + 2)\mathcal{T}$.
- 2 How could we design a Pipeline Adder. ? 😊
- 3 Pipeline can have $\frac{N}{L}$ Stages.
- 4 In each stage performs L-bit addition using CLA Adder.

'M' Integer Additions. Each Integer of size N-bits.

- 1 Using N-bit adders and L-bit CLAs: $M(2\frac{N}{L} + 2)\mathcal{T}$.
- 2 How could we design a Pipeline Adder. ? 😊
- 3 Pipeline can have $\frac{N}{L}$ Stages.
- 4 In each stage performs L-bit addition using CLA Adder.

4-Stage Pipeline Adder



$$X_1 Y_1(S_{3-0})$$

$$X_1 Y_1(S_{7-0}) \quad X_2 Y_2(S_{3-0})$$

$$X_1 Y_1(S_{11-0}) \quad X_2 Y_2(S_{7-0}) \quad X_3 Y_3(S_{3-0})$$


$$X_1 Y_1(S_{15-0}) \quad X_2 Y_2(S_{11-0}) \quad X_3 Y_3(S_{7-0}) \quad X_4 Y_4(S_{3-0})$$

The delay of a 4-bit adder is $4T$ and a ISB (Inter Stage Buffer) is $2T$.

\therefore Duration of pipeline clock signal is: $6T$.

Then the time to perform 'M' additions is: $(4 + M - 1)6T$.

4-Stage Pipeline Adder



$$X_1 Y_1(S_{3-0})$$

$$X_1 Y_1(S_{7-0}) \quad X_2 Y_2(S_{3-0})$$

$$X_1 Y_1(S_{11-0}) \quad X_2 Y_2(S_{7-0}) \quad X_3 Y_3(S_{3-0})$$


$$X_1 Y_1(S_{15-0}) \quad X_2 Y_2(S_{11-0}) \quad X_3 Y_3(S_{7-0}) \quad X_4 Y_4(S_{3-0})$$

The delay of a 4-bit adder is $4T$ and a ISB (Inter Stage Buffer) is $2T$.

\therefore Duration of pipeline clock signal is: $6T$.

Then the time to perform 'M' additions is: $(4 + M - 1)6T$.

4-Stage Pipeline Adder



$$X_1 Y_1(S_{3-0})$$

$$X_1 Y_1(S_{7-0}) \quad X_2 Y_2(S_{3-0})$$

$$X_1 Y_1(S_{11-0}) \quad X_2 Y_2(S_{7-0}) \quad X_3 Y_3(S_{3-0})$$


$$X_1 Y_1(S_{15-0}) \quad X_2 Y_2(S_{11-0}) \quad X_3 Y_3(S_{7-0}) \quad X_4 Y_4(S_{3-0})$$

The delay of a 4-bit adder is $4T$ and a ISB (Inter Stage Buffer) is $2T$.

\therefore Duration of pipeline clock signal is: $6T$.

Then the time to perform 'M' additions is: $(4 + M - 1)6T$.

4-Stage Pipeline Adder




$$\begin{array}{cccc}
 & & & X_1 Y_1(S_{3-0}) \\
 & & & X_1 Y_1(S_{7-0}) \quad X_2 Y_2(S_{3-0}) \\
 & & X_1 Y_1(S_{11-0}) \quad X_2 Y_2(S_{7-0}) \quad X_3 Y_3(S_{3-0}) \\
 X_1 Y_1(S_{15-0}) \quad X_2 Y_2(S_{11-0}) \quad X_3 Y_3(S_{7-0}) \quad X_4 Y_4(S_{3-0})
 \end{array}$$

The delay of a 4-bit adder is $4T$ and a ISB (Inter Stage Buffer) is $2T$.

\therefore Duration of pipeline clock signal is: $6T$.

Then the time to perform 'M' additions is: $(4 + M - 1)6T$.

4-Stage Pipeline Adder




$$\begin{array}{cccc}
 & & & X_1 Y_1(S_{3-0}) \\
 & & & X_1 Y_1(S_{7-0}) \quad X_2 Y_2(S_{3-0}) \\
 & & X_1 Y_1(S_{11-0}) \quad X_2 Y_2(S_{7-0}) \quad X_3 Y_3(S_{3-0}) \\
 X_1 Y_1(S_{15-0}) \quad X_2 Y_2(S_{11-0}) \quad X_3 Y_3(S_{7-0}) \quad X_4 Y_4(S_{3-0})
 \end{array}$$

The delay of a 4-bit adder is $4T$ and a ISB (Inter Stage Buffer) is $2T$.

\therefore Duration of pipeline clock signal is: $6T$.

Then the time to perform 'M' additions is: $(4 + M - 1)6T$.

4-Stage Pipeline Adder



$$\begin{array}{cccc}
 & & & X_1 Y_1(S_{3-0}) \\
 & & & X_1 Y_1(S_{7-0}) \quad X_2 Y_2(S_{3-0}) \\
 & & X_1 Y_1(S_{11-0}) \quad X_2 Y_2(S_{7-0}) \quad X_3 Y_3(S_{3-0}) \\
 X_1 Y_1(S_{15-0}) \quad X_2 Y_2(S_{11-0}) \quad X_3 Y_3(S_{7-0}) \quad X_4 Y_4(S_{3-0})
 \end{array}$$

The delay of a 4-bit adder is $4T$ and a ISB (Inter Stage Buffer) is $2T$.

\therefore Duration of pipeline clock signal is: $6T$.

Then the time to perform 'M' additions is: $(4 + M - 1)6T$.