CO: Computer Organization

Memory System

Indian Institute of Information Technology, Sri City


Jan - May - 2018

http://co-iiits.blogspot.in/




Memory System

Objective: Memory would be fast, large, and inexpensive.



Connections between the processor and memory




Memory System

If there is a 4-bit address bus and 32-bit data bus then the memory locations are

Word Address	Big-Endian				Word Address	Little-Endian			
0	0	1	2	3	0	3	2	1	0
4	4	5	6	7	4	7	6	5	4
8	8	9	10	11	8	11	10	9	8
12	12	13	14	15	12	15	14	13	12
Ŋ	ASB		>	LSB		MSB -		>	LSB

Higher-order 2-bits determine word address and lower-order 2-bits determine byte location.

CO-IIITS-2018



- Intel and ARM processors are Little-endian.
- ▶ Power PC (by Motorola) and Spark (by Sun) are Big-endian.
- ► Current generation ARM processors are bi-endian. Bi-endian processors can run in both modes (little and big endian).

Memory System Read Operation

- Processor reads data from the memory by loading the required address into MAR.
- ② Set R/\overline{W} line to 1.
- The memory responds by placing the data from the addressed location onto datalines, and issues MFC (Memory Function Complete) signal.
- Upon receiving MFC signal, the processor loads the data on the data lines into the MDR register.

Memory Access Time (MAT) is the time between the Read and MFC signal.

Memory System Write Operation


- Processor writes data into a memory by loading the required address into MAR and loading data into MDR.
- ② Set R/\overline{W} line to 0.
- Place the contents of MDR into data bus and wait for MFC (Memory Function Complete) signal.
- Upon receiving MFC signal, the next memory operation will be initiated.

Memory Cycle Time (MCT) is the minimum time delay required between the initiation of two successive memory operations.


MAT < MCT.

7 / 14


Organization of bit cells in a memory chip




A Memory Cell




A Memory Cell




A Memory Cell



Organization of 1K x 1 memory chip



Organization of 512K x 8



Organization of 2M x 32 memory module using 512K x 8

