




## ITWS-II

Dr. RAJA VARA PRASAD


IIIT Sricity Chittoor

March 9, 2018

# ADC with multiple inputs




# Pulse Width Modulation






$$N = \frac{V}{K * \phi} \quad (1)$$

# Timers



# Timers






PS2, PS1, PS0 : PreScaler select inputs:

Binary number on these 3 bits determine which input (0..7) to be selected

# Timers - Postscaler



$$f_{out} = \frac{f_{clk}}{4 * Prescaler * (PR2 - TMR2) * Postscaler * Count}$$

$$T_{out} = \frac{1}{f_{out}}$$

1 second from 4 MHZ clock and prescaler of 1:1 and postscaler of 1:16 for TMR1=0 and PR2=255 count ?

- ▶ CPU Communicates with Memory and I/O using BUS
- ▶ Not just Physical wires
- ▶ Protocol for communication/transportation of signals
- ▶ Bus are shared between CPU, Memory and I/O

## Definition of Bus

1. Transaction protocol
2. Timing and Signaling
3. Electrical Specifications
4. Physical and Mechanical specifications



# Different Bus and Characteristics

- ▶ Address
- ▶ Data: Between source and destination
- ▶ Control: for Transaction/Transport protocol

Bus signals Tristated ?

Address and Data

Maximum Bus load - maximum devices

Increase Bus Bandwidth

1. Non multiplexed Address/Data lines
2. Increase the width of Data Bus (for word length of 16 and a bus 64 bit)
3. Block transfer - Single Address but multiple data to be sent

Differentiation in terms of Instruction and Data access.

- ▶ Von Neumann Architecture
- ▶ Harvard Architecture
- ▶ Modified Harvard Architecture

# Von Neumann architecture

## Single Bus for Instructions and Data

- ▶ Bit widths should be same for Instruction and Data
- ▶ Data Transfers and Instructions fetches should be Scheduled
- ▶ Pipelining is complex
- ▶ Early Systems




Figure: Von Nuemann Architecture

# Harvard Architecture

Seperate instruction and Data buses

- ▶ Different Widths for Data and Instruction
- ▶ Simultaneous and faster operation
- ▶ Pipelining is Easier than Von Nuemann
- ▶ Most of the Modern Systems
- ▶ Examples: DSP processors, ARM, AVR, ATMEL, PIC etc.




Figure: Harvard Architecture

## Optimal Pipelining

Cycle		1	2	3	4	5	6	7	8	9
Operation										
ADD		F	D	E						
SUB			F	D	E					
ORR				F	D	E				
AND					F	D	E			
ORR						F	D	E		
EOR							F	D	E	

F - Fetch   D - Decode   E - Execute

- All operations here are on registers (single cycle execution)
- In this example it takes 6 clock cycles to execute 6 instructions
- Clock cycles per Instruction (CPI) = 1


## Branch Pipeline Example

Cycle		1	2	3	4	5	6	7	8	9
Address	Operation									
0x8000	BL 0x8FEC	F	D	E	E <sub>L</sub>	E <sub>A</sub>				
0x8004	SUB		F	D						
0x8008	ORR			F						
0x8FEC	AND				F	D	E			
0x8FF0	ORR					F	D	E		
0x8FF4	EOR						F	D	E	


F - Fetch   D - Decode   E - Execute   L - Linkret   A - Adjust

- Breaking the pipeline
- Note that the core is executing in ARM state

# Timing Diagrams for Bus




# Timing Diagrams for Bus






# Timing Diagrams for Bus



# Timing Diagrams for Bus



For moving data quickly one device to other

I2C

Serial Peripheral Interface (SPI)


- ▶ Short Distances
- ▶ Less wires
- ▶ Lower foot print
- ▶ Low cost
- ▶ Low Complexity

# SPI

- ▶ Full duplex
- ▶ EEPROM, ADC etc.
- ▶ Faster than I2C




(h) Pressure Sensor with SPI




(i) Pressure Sensor with SPI

# SPI - Master to Slave and Slave to Master



# SPI - Slave to Master




# I2C - Inter-Integrated Circuit

- ▶ Communication between 2 ICs
- ▶ Control Interface for specific applications
- ▶ EEPROMS, Sensors, RTC
- ▶ RF tuners, Video decoders, Audio processors

## Features:

- ▶ Data is bidirectional
- ▶ Half duplex - 1 clock and 1 data line
- ▶ Synchronous - Clock drives data
- ▶ Clock speed can vary even in synchronous
- ▶ Slow (100 KBPS), Fast (400 KBPS), High Speed (1.4 MBPS)


- ▶ SDA - Serial Data and SCL - Serial Clock
- ▶ SCL high indicates valid data, Data Change during low clock
- ▶ Start - S and Stop - P, Data is between S and P






- ▶ 8 bits and 1 ACK bit
- ▶ Most Significant bit first
- ▶ Address of recipient - is also data
- ▶ First byte is address - Master- Tx and slave address is sent
- ▶ 7 bit address and last bit decide weather read or write

# I2C - Protocol



# I2C - Protocol

- ▶ master and slave - interchangeable
- ▶ Master drives clock
- ▶ Slave pulls clock low - No Data transfer - wait state - speed mismatch
- ▶ All slaves are controlled by master
- ▶ Arbitration is available with only 2 wires



- ▶ for occasionally used devices communication on board
- ▶ Easy to link multiple devices
- ▶ Cost and complexity do not scale up with devices
- ▶ Complexity of supporting software can be higher