Name: KOTTE SAHITHI KRISHN

RO11 NO: S20160010045

#### CPES END EXAM Q

Question Payer No: - 2

### 1) 🔌 PIPELINING:

There are 5 levels of pipelining. A process takes 5 cycles in pipelining, when an instruction is fetched from the instruction memory, the decode part retrieve duta from the register bank and is written into the ALU unit where the arithmetic and logical operations are performed and the memory pipeline stage reads on writes to a memory location given by a register. The writeback pipeline stage stores results in the register file.

data hazard: The non-availability of the information of for an instruction which is dependent on the previous instruction in the process of pipelining is called data hazard. Throughbut: The throughbut inserves due to be to be the

- a) Throughput: The throughput increases due to pipelining. The execution time of an induidual instruction does not decrease but because of the overhead in the pipeline control, it increases slightly Throughput Moons the number of instructions completed in unit time. Since the instruction throughput increases the program runs faster and p has lower execution time. Latercy: The moment an instruction is fetched and time till it is written back to register bank is the latercy. Now, as there is an overhead the execution time increases and therefore increasing latercy.
  - b) If our instructions are dependent on each other then only data hazard occurs. Data hazard is one form of pipeline hazard.

Name : KOTTE SAHITHI KRUHI ROLIND. SQUIDOO 10045

CPES END Exam Question paper No: - 2

Programmers generally expect that if instruction of us befor instruction B, then the results available to B but in this data hazard this days not happen. There are three ways to overcome this select problem

• Explicit pipoline: in this part the programer or complex Should deal with it, for example, if B needs data from A, the compiler must insert 3 no-operations instructions between A and B, so that it forms a pipeline bubble and enables data for B.

· Interlocks: The execution of B is delayed fill the writeback stage of A has been completed, if there is a forwarding logic ic, if A directly writes the information to B then this can be reduced to acyclis

• out of order execution where hardware is provided it detects a hazard, but instead of simply delaying B's execution, it starts fetching any mew instruction that is independent out A or B.

If there is data hazard, it implies that the sequental instructions are independent from each other and the processor down't need to take care of that and writes the routs in register.

8) a)

 $\frac{\text{count} < 250/\text{count} + 1}{\text{count} := \text{count} + 1}$ 

(cant = 250 | BCK

Name: KOTTE SAHITHI KRISHNA

ROU NO: 520160010045

### CPES END EXAM Quetion packer No: - 2

Input = { }

output: tick: pure

variable: count: 10,1, - 249}

The about FSM is an extended FSM, there are 250 variable values, if there is an simple FSM there need to be 250 states, thre, an input is not required. The output is tick, the Vp E { prsent} v{alment}. According to the FSM, whenever count realther 250, a lick is output and reset o because of count=count

## b) data logging system!

pressed / count: - count?

pressed /

count: count + 1

record / Courrent\_temb, count)

count:=0

Count:=0

input: { record, pressed } : pure outptet: { contemp coasent - temp; count } vouriable: count & Z, u {0}


In the above FSM, the second input has a different FSM which counts till 30 sec and give pressed; for log-count and current temperature. The authors are current emperature of the button was pressed and the wount is set 0 by count: =0, the wont is positive integers with 0. This extended FSM has infinite no of states equal to no of times the button was pressed.

Name: KOTTE SAHITHI KRISHAH

Rall No : 520160010045

# CPES END EXAM

Question paper No:-2



$$\forall t \in \mathbb{R}$$
,  $y_1(t) = k, x_1(t)$   
 $\forall t \in \mathbb{R}$ ,  $y_2(t) = 0 + \int x_1(t) dt$ 

$$\forall \text{ LeR }, \text{ } y_3(t) = k_2 y_2(t)$$

$$= k_L \int \dot{x}_1(T) dT$$

$$y_{1}(t) \longrightarrow \bigoplus_{g_{3}(t)} y_{4}(t)$$
  
 $S: (R \rightarrow R)^{2} \longrightarrow (R \rightarrow R)$ 

For 
$$k_1$$
  $(R \rightarrow R) \rightarrow (R \rightarrow R)$   
 $k_2$   $(R \rightarrow R) \rightarrow (R \rightarrow R)$ 

$$\frac{Ty}{\text{Try } \delta_{y}(0)} = \frac{\delta y}{\text{Try } \delta_{y}(0)} = \frac{\delta y}{\text{Try } \delta_{y}(0)}$$
Here  $i/\rho$  is  $x_{i} = Ty$ .  $\frac{\delta y}{\text{Try } \delta_{y}(0)}$ 

$$\frac{T}{\text{Try } \delta_{y}(0)}$$

Nome: KOTTE SAHITHI KRISH POUL NO: SADIGOOIOOUT
Question paper No - 2

#### CPES END EXAM

b) Casual systems: - A system is casual if its output depend only on current and past inputs.

Casual: S: X -> Y X = AR Y = BR Xx. X2 EX and TER

 $x_1|_{t\leq T}=x_2|_{t\leq T}\Rightarrow S(x_1)|_{t\leq T}=S(x_2)|_{t\leq R}$ 

Strictly casua: + 1, x2 ex and TER

X1(ECT = X2 | ECT =) S(X1) (EST = S(X2) (EST

The outlant at time & in strictly casual doesn't depend on input at time & It can be.

We know that adder is casual

tence, the model consistes of integrator & adder.

... the model is also casual.