Kevin Joji Mathews MTDS Date: BISOSSOEC END EXAM 1. tack gensig (output A, G1, G2); G1=0; G12=1; #40 A=1; # 20 G1=1; #20 G2=0; # 20 G1 = 0; # 20 G2=1; #20; To invoke, inside the module write after mentioning A, G1 2 G12 as offalways
Gensig (A, G1, G2); line, k=7

i. No. of single stuck at fact faulte possible = 2k

= 2x7 = = 2×7=14

A sec 10 Toget

Therin Joj: Mathews

Date: BISOSBOEC

A s@1 Test vector = 011 B s@o Test vector = 111 B s@1
Test victor = 101 C S@0
Test vector = 0×1, ×01 C sol Test vector = 0x0, x00 D s@o Test vector = 111 D S@1 Test vector = 0 x1, x01 E 5@0 Test victor = Ox O, XOO E s@1
Tut victor = 0x1 , x01 F 5@0 1 est vector = HO HO XXO, 11X

hevin Joji Mathews

Date: BI80880EC

•					
	F s@1				
	Test vector	= 0×1, ×01			
	Y 5@0				
	Test vector=	0 × 1 , × 0 1			
		, , , , , , , , , , , , , , , , , , , ,			
	y s@1				
	Test vector = xxo, 11x				
	Lest vector	Faulte detec	table		
	011 A1, C0, D1, E1, F1, Y0				
	111 Ao, Bo, & Do, Fo, YI				
	lol	BI, CO, DI, EI, F			
	000	C1, £0, F0, Y1			
	Min no of	test vector to	detect all	faulte = 4.	
	V			U	
2-	= ac + ab				
	U				i
	a b				
4	0 0 0	010=0			
	0 0 1	0+0 = 0 =			
	0 j 0	0+1 = 1		0	
	0 1 1	0+1=1		1 - 8*1	
	1 0 0	1+0=1 /		1 Nux	5
	1 0 1	0+0=0/		0	
	1 1 0	1+0=1 /			
	<u>i i i</u>	0+0=0		0 —	
				abc	

Viewin Joji Mathews Date: BISOSSOEC 5 Since LESR requirer a fewer so number of hardware than a binary counter in BIST architecture, it saw is less expensive and is hance more preferred method. 6. Since it is impossible to store all the output responses on chip or board or in the system to perform bit by bit comparisons. Output response compactor is used to compact the output responses into a signature, which is then compared with the a golden resignature. 4. A scan method is preferred for the serial adder elet.

Here In this method we change the flip flop with a scan flip-flop (sff). TOTCK SCANIN And now we test the scan clit.

2 phase - Shift & Combinational teste. In the shift test e We toggle a sequence 0011004- of length \$5 (negtry) is the scanne.

The reason why we use this particular sequence is became it tests.

all possible combinations, 00,01,10 & 11.

PAPERLINE

Verin Joji Mathews Date: B180880EC

· This test covers most of the single stuck at faulte in the ff. In the combinational test. In the combinational text.

We first add the primary input signal and switch the system to text mode.

Then we add the scan text patterns and apply or steetest text clock (Te), write the flip flop is set.

Then switch to normal mode and apply a functional cit.

Probe the primary out signal, switch to text mode and scan out.