




Reference books Ciletti M.D., Advanced digital design with the Verilog HDL, Second Edition, Prentice Hall, 2010. Palnitkar S., Verilog HDL: A guide to digital design and synthesis, Prentice Hall; 2003. Charles Roth, Lizy Kurian John, ByeongKil Lee, Digital systems design using Verilog, First Edition, Cengage Learning, 2014. J. Bhasker, Verilog HDL Synthesis: A Practical Primer, B. S. Publications, 2001. Bushnell M, Agrawal V., Essentials of electronic testing for digital, memory and mixed-signal VLSI circuits, Springer Science & Business Media, 2004.

Introduction → Moore's Law In 1965, Gordon Moore noted that the number of transistors on a chip doubled every 18 to 24 months.



Computer-Aided Design + Every new generation can integrate 2x more functions per chip Chip price does not increase significantly Cost of a function decreases by 2x + However, Design engineering population does not double every two years. How to design much more complex chips (with more and more functions)? + Great need for ultra-fast design methods Design Automation (Computer-Aided Design)








Evolution of Computer Aided Digital Design

- Digital circuits were designed with vacuum tubes and Transistors
- ✦ ICs were then invented SSI, MSI, LSI, VLSI
- Due to complexity of circuits it was not possible to verify circuits on board.
- + CAD do verification and design of VLSI circuits, also do automatic placement and routing of circuit layouts.
- Logic simulators came into existence to verify the functionality of these circuits before they were fabricated on Chip

EC3057D Modeling and Testing of Digital Systems - Winter 200

Hardware Description Languages Introduction


In the beginning, designs had only a few gates, and thus it was possible to verify these circuits on paper or with breadboards.



EC3057D Modeling and Testing of Digital Systems - Winter 2021


HDL - Introduction (Cont..)

- * As designs grew larger and more complex, verification using paper or breadboards became impossible.
- Hence, designers began to use gate-level models described in a Hardware Description Language to help with verification before fabrication



+ When the number of

gates in the designs are in the ranges of 100,000 gate designs, these gate-level models also became complex for the functional specification.



2

HDL – Introduction (Cont..) Designers again turned to HDLs for help – abstract behavioural models written in an HDL provided both a precise specification and a framework for design exploration.

HDL - Introduction (Cont..)

- * Better be standard than be proprietary.
- Even though HDLs were popular for logic verification, designers had to manually translate the HDL-based design into a schematic circuit with interconnections between gates.
- Digital circuits could be described at a register transfer level (RTL) by use of an HDL.
- The designer had to specify how the data flows between registers and how the design processes the data.
- The details of gates and their interconnections to implement the circuit were automatically extracted by logic synthesis tools from the RTL description.

EC3057D Modeling and Testing of Digital Systems - Winter 202

HDL - Introduction

- + HDLs also began to be used for system-level design.
- + HDLs were used for simulation of system boards, interconnect buses, FPGAs (Field Programmable Gate Arrays), and PALs (Programmable Array Logic).
- + Can describe a design at some levels of abstraction
- Can be used to document the complete system design tasks
 Testing, simulation, ..., related activities
- + Comprehensive and easy to learn
- * Most popular logic synthesis tools support verilog HDL
- * All fabrication vendors provide Verilog HDL libraries.

EC3057D Modeling and Testing of Digital Systems - Winter 2021

What is Verilog HDL?

- ♦ Invented by Philip Moorby in 1983/84.
- The original standard was IEEE 1364
 The first version was published in 1995.
 Revised in 2001 and 2005.
- Allows different levels of abstraction to be mixed in the same design.
- ♦ Single language for design and testbench.

EC3057D Modeling and Testing of Digital Systems - Winter 2021


Contd..

- ♦ Simulated to check functionality.
- ♦ Synthesized (netlist generated).
- ♦ Built-in primitives, logic function
- ♦ User-defined primitives
- → Built-in data types
- ♦ High-level programming constructs

EC3057D Modeling and Testing of Digital Systems - Winter 202

Hierarchy of design methodologies

- * Top-Down Design
 - This style is convenient and efficient.
 - Start with system specification
 - Decompose into subsystems, components, until indivisible
 - Realize the components
 - But it is very difficult to follow a pure top-down design. Hence, most designs are mix of both the methods.





Hierarchy of design methodologies

♦ Bottom-Up Design

- The traditional method of electronic design is bottom-up (designing from transistors and moving to a higher level of gates and, finally, the system).
- But with the increase in design complexity traditional bottom-up designs have to give way to new structural, hierarchical design methods.
- Start with available building blocks
- Interconnect building blocks into subsystems, then system
- Achieve a system with desired specification

EC3057D Modeling and Testing of Digital Systems - Winter 2021





Levels of Abstraction

- * Behavioral Level: Module can be implemented in terms of the desired design algorithm without concern for the hardware implementation details. Very similar to C programming
- Dataflow Level: Module designed by specifying dataflow. The designer is aware of how data flows between hardware registers and how the data is processed in the design
- → Gate Level: Module implemented in terms of logic gates like (and ,or) and interconnection between gates
- Switch Level: Module implemented with switches and interconnects. Lowest level of Abstraction

EC3057D Modeling and Testing of Digital Systems - Winter 2021

Levels of Abstraction

- Behavioral Level :Module can be implemented in terms of the desired design algorithm without concern for the hardware implementation details. Very similar to C programming
- Dataflow Level: Module designed by specifying dataflow. The designer is aware of how data flows between hardware registers and how the data is processed in the design
- ♣ Gate Level: Module implemented in terms of logic gates like (and ,or) and interconnection between gates
- Switch Level: Module implemented with switches and interconnects. Lowest level of Abstraction

EC3057D Modeling and Testing of Digital Systems Winter 200

Basic Unit (Module)

- * A module is the basic building block in Verilog.
- * In Verilog a module is declared by the keyword "module".
- * Elements are grouped into modules to provide the common functionality that is used at many places in the design.
- * A module provides the necessary functionality to the higher-level block through its port interface (inputs and outputs).
- * A corresponding keyword "endmodule" must appear at the end of the module definition.


EC3057D Modeling and Testing of Digital Systems Winter 20

EC3057D Modeling and Testing of Digital Systems Winter 20

Structure of a module

- The <module name> is an identifier that uniquely names the module.
- The <port list> is a list of input, inout and output ports which are used to connect to other modules.
- The <declarations> section specifies data objects as registers, memories and wires as wells as procedural constructs such as functions and tasks.
- + The <statements> may be initial constructs, always constructs, continuous assignments or instances of modules.


EC3057D Modeling and Testing of Digital Systems Winter 202





Modules (Cont...)


- → Modules CANNOT be nested.
- The process of creating objects from a module template is called instantiation and the objects are called instances.
- + One module can instantiate another module.
- Module instantiation is like creating actual objects (Instances) from the common template (module definition).
- Each instance of module has all the properties of that module.
- * Module instantiations are used for:
 - connecting different parts of the designs, and
 - connecting test bench to the design.


EC3057D Modeling and Testing of Digital Systems Winter 202














```
Multiplexer 4x1 - Design

i module mux4x1_str(output y, input s0,s1,i0,i1,i2,i3);

wire s0bar,s1bar,w1,w2,w3,w4;

and A1(w1,s1,s0,i3);
and A2(w2,s1,s0bar,i2);
and A3(w3,s1bar,s0,i1);
and A4(w4,s1bar,s0bar,i0);


10 not W1(s1bar,s1);
11 not W2(s0bar,s0);
12
13 or O1(y,w1,w2,w3,w4);
14
15 endmodule

BCMNTD Modeling and Testing of Digital Systems Watter 2021
```

```
Multiplexer 4x1 - Testbench

1 module tb mux4x1_str;
2
3 wire ty;
4 reg sel0, sel1, x0,x1,x2,x3;
5
6 mux4x1_str DUT(ty, sel0, sel1, x0,x1,x2,x3);
7
8 initial
9 begin
10 sel0=0; sel1=0; x0=0; x1=0; x2=0; x3=0;
11 #10;
12 sel0=0; sel1=0; x0=0; x1=0; x2=0; x3=1;
13 #10;
14 sel0=0; sel1=0; x0=0; x1=0; x2=1; x3=0;
15 .....
16 .....
17 ....
18 .....
19 ....
20 end
21
22 endmodule


ECMOYD Modding and Testing of Dagsal Systems Winter 2011 15
```





```
Testbench


1 module tb_mux4x1_2x1_str;
2
3 wire ty;
4 reg sel0, sel1, x0,x1,x2,x3;
5
6 mux4x1_2x1_str_DUT(ty, sel0, sel1, x0,x1,x2,x3);
7
8 initial
9 begin
10 sel0=0; sel1=0; x0=0; x1=0; x2=0; x3=0;
11 #10;
12 sel0=0; sel1=0; x0=0; x1=0; x2=0; x3=1;
13 #10;
14 sel0=0; sel1=0; x0=0; x1=0; x2=1; x3=0;
15 ....
16 ....
17 ....
18 ....
19 ....
20 end
21
22 endmodule


ECMOTD Modeling and Tening of Digital Systems Water 2021
```














Behavioral Modelling

- + Behavioral modeling represents digital circuits at a functional and algorithmic level.
- * Behavioral description use the keyword always followed by a list of procedural assignment statements.
- * The target output of procedural assignment statement must be of the reg data type.

ECWSTD Modeling and Testing of Digital Systems Winter 2021

```
1 //Behavioral modelling of 2x1 Mux
2 module mux2xi_beh(output reg out,input a,b,sel);
3 always @ (a or b or sel)
5 begin
6 if (sel)
7 out = a;
8 else
9 out = b;
10 end
11
12
13
14 endmodule


Homework
Behavioral Modelling of Mux 4x1
and Mux &x1

ECMRTD Modeling and Tening of Digital Systems Water 2021
```



Lexical Conventions


- * Keywords Special case of identifiers reserved to define the language constructs.
 - In lower case
- + String a sequence of characters that are enclosed by double quotes
 - It cannot be on multiple lines.
 - Strings are treated as a sequence of one-byte ASCII values.
 - Eg: "Hello Verilog World" // is a string
 - Eg: "a / b" // is a string




+ Numbers: can be sized or unsized [<sign>] [<size>] <base> <num> <size> is written only in decimal and specifies the number of bits in the number + If <size> is not specified, have a default number of bits that is simulator- and machine-specific + base formats are decimal ('d or 'D), hexadecimal ('h or 'H), binary ('b or 'B) and octal ('o or 'O). + If <base format> is not specified, they are decimal numbers by default. Negative numbers can be specified by putting a minus sign before the size for a constant number.


X or Z values: An unknown value is denoted by an x. A high impedance value is denoted by z or ?. If the most significant bit of a number is 0, x, or z, the number is automatically extended to fill the most significant bits, respectively, with 0, x, or z If the most significant digit is 1, then it is also zero extended.

+ 4'b1111 // This is a 4-bit binary number 12'habc // This is a 12-bit hexadecimal number 16'd255 // This is a 16-bit decimal number. 23456 // This is a 32-bit decimal number by default // This is a 32-bit hexadecimal number + 'hc3 'o21 // This is a 32-bit octal number + 12'h13x // This is a 12-bit hex number; 4 least significant bits unknown → 6'hx // This is a 6-bit hex number + 32'bz // This is a 32-bit high impedance number -6'd3 // 8-bit negative number stored as 2's complement of 3 // Illegal specification 12'b1111_0000_1010 // Use of underscore characters for readability 4'b10?? // Equivalent of a 4'b10zz






Value Set Value Condition in Hardware Level Circuits 0 Logic zero, false condition 1 Logic one, true condition x Unknown logic value z High impedance, floating state ECOSTO Modefling and Teeting of Daginal Systems Winter 2021



Registers Registers represent data storage elements. These correspond to variables in the C language. A reg type variable is the one that can hold a value. DO NOT confuse with hardware registers built with flipflops. Register data types always retain their value until another value is placed on them. Unlike nets, registers do not need any drivers.

Registers (Cont..) Example reg reset; // declare a variable reset that can hold its value initial // this construct will be discussed later begin reset = 1'b1; // initialize reset to 1 to reset the digital circuit. #100 reset = 1'b0; // after 100 time units reset is deasserted. End Registers can also be declared as signed variables Example reg signed [63:0] m; // 64 bit signed value integer i; // 32 bit signed value



```
Vectors

◆ Vectors have multiple bits and are often used to represent buses.

◆ The left most number is an MSB (Most Significant Bit).

◆ There are 2 representations for vectors:

A little-endian notation: [high#: low#]

A big-endian notation: [low#: high#]

The left number in the squared brackets is always the most significant bit of the vector

wire [3:0] busA; // little-endian notation
wire [0:15] busC; // big-endian notation
reg [1:4] busB;
```

```
Vectors (Cont...)

+ Vector Part Select

Example 1

reg [15:0] data;
reg [0.7] carry;
reg [0.2] inter_carry;
mata [15:8] = 8 h12;
inter_carry = carry [1:3];
end

Example 2

reg [63:0] out;
reg [3:0] dest_addr;
mital begin

dest_addr = out [63:60];
end

Example 2

reg [2:0] out;
reg [0:2] out;
reg [0:2] out;
reg [0:2] out;
reg [0:2] out]
reg [0:2] out]
reg [0:2] out]
reg [0:2] out;
reg [0:2] out]
```

```
• Vector assignment (by position!!)
...
reg [2:0] bus_A;
reg [0:2] bus_B;
initial begin
bus_A[1] = bus_B[0];
bus_A[1] = bus_B[1];
bus_A[0] = bus_B[2];
end
...
ECMOID Modelling and Testing of Digital Systems Wister 2021
15
```

```
Vectors (Cont...)

Variable Vector Part Select

[<starting_bit>+: <width>]

[<starting_bit>-: <width>]

reg [31:0] data1; reg [0:31] data2; reg [7:0] byte1; reg [3:0] nibble1; reg [0:7] byte2; reg [0:3] nibble2;
...

nibble1 = data1[31-4]; //selects 4 bits from 31 to down, i.e. [31:28] byte1 = data1[24-8]; // selects data1[24:17] byte2 = data2[10+8]; // selects data2[10:17] nibble2 = data2[28+:4]; // selects data2[28:31]
```

Integers

- A general purpose register data type with default value having all x bits.
- Declared with keyword integer.
- Usually preferred for arithmetic manipulations over reg.
- Default width: host machine word size (minimum 32 bits).
- * Differs from reg type: integers stores signed quantities as opposed to reg storing unsigned quantities.

Real Numbers

- Real number constants and real register data types are declared with the keyword real.
- Real numbers cannot have a range declaration.
- Their default value is 0.
- They can be specified in decimal notation (e.g., 3.14) or in scientific notation (e.g., 3e6, which is 3 x 106).
- * When a real value is assigned to an integer, the real number is rounded off to the nearest integer.

```
real delta; // Define a real variable called delta
initial.
begin
delta = 4e10; // delta is assigned in scientific notation
  delta = 2.13; // delta is assigned a value 2.13
end
integer i; // Define an integer i
initial
  i = delta; // i gets the value 2 (rounded value of 2.13)
```

Datatype: Time

- A special time register data type is used in Verilog to store simulation time.
- * A time variable is declared with the keyword time.
- * The width for time register data types is implementationspecific but is at least 64 bits.
- + The system function \$time is invoked to get the current simulation time.

time save_sim_time; // Define a time variable save_sim_time save_sim_time = \$time; // Save the current simulation time

Arrays

- Arrays are allowed in Verilog for reg, integer, time, real, realtime and vector register data types.
- Verilog supports multi-dimensional arrays.
- + Each element of the array can be used in the same fashion as a scalar or vector net.
- Declaration:<type> <vector_size> <ary_name> <ary_size>; <ary_size> is declared as a range.
 - Elements are accessed by: <ary_name> [<index>].

Arrays (Cont..)

Example 1


reg [7:0] mem[1023:0]; 1024 //The 'mem' variable is a memory that contains integer i_mem[8:1]; //The 'i_mem' variable has 8 words (each word is an integer register). reg [4:0] port_id[0:7]; // Array of 8 port_ids; each port_id is 5 bits wide integer matrix[4:0][0:255]; // Two dimensional array of integers reg [63:0] array_4d [15:0][7:0][7:0][255:0]; //Four dimensional array wire [7:0] w_array2 [5:0]; // Declare an array of 8 bit vector wire wire w_array1[7:0][5:0]; // Declare an array of single bit wires


Example 2

reg [3:0] mem[255:0], r; //This line a declares 4-bit register 'r' and memory 'mem', which contains 256 4-bit words.

Example 3 reg [7:0] mem[255:0], r; r[3:1] = 3'b100;mem[135] = r;shows how to access particular bits of memory.







Operator Type	Operator Symbol	Operation Performed	Number of Operands
Reduction	&	Reduction AND	1
	~&	Reduction NAND	1
	- 1	Reduction OR	1
	~	Reduction NOR	1
	^	Reduction XOR	1
	^~ or ~^	Reduction XNOR	1
Shift	>>	Right Shift	2
	<<	Left Shift	2
	>>>	Arithmetic Right Shift	2
	<<<	Arithmetic Left Shift	2
Concatenation	{}	Concatenation	Any Numbe
Replication	{{}}	Replication	Any Numbe
Conditional	?:	Conditional	3

Arithmetic Operators ♣ Binary and unary operators ♣ Binary arithmetic operators are multiply (*), divide (/), add (+), subtract (-), power (**), and modulus (%). ♣ Binary operators take two operands. A = 4*b0011; B = 4*b0100; // A and B are register vectors D = 6; E = 4; F=2// D and E are integers A * B // Multiply A and B. Evaluates to 4*b1100 D / E // Divide D by E. Evaluates to 1. Truncates any fractional part. A + B // Add A and B. Evaluates to 4*b0111 B - A // Subtract A from B. Evaluates to 4*b0001 F = E ** F; //E to the power F, yields 16

Arithmetic Operators (Cont...) If any operand bit has a value x, then the result of the entire expression is x. (This is because if an operand value is not known precisely, the result should be an unknown.) in1 = 4b101x; in2 = 4b1010; sum = in1 + in2; // sum will be evaluated to the value 4bx Modulus operators produce the remainder from the division of two numbers. They operate similarly to the modulus operator in the C programming language. 13 % 3 // Evaluates to 1 16 % 4 // Evaluates to 0 -7 % 2 // Evaluates to -1, takes sign of the first operand 7 % -2 // Evaluates to +1, takes sign of the first operand

Arithmetic Operators (Cont...)

- The operators + and can also work as unary operators.
- They are used to specify the positive or negative sign of the
- Unary + or operators have higher precedence than the binary + or - operators.
 - -4 // Negative 4
 - +5 // Positive 5

Logical Operators

- + Logical operators are logical-and (&&), logical-or (||) and logical-not (!). Operators && and || are binary operators.
- * Conditions for Logical Operators
 - Logical operators always evaluate to a 1-bit value, 0 (false), 1 (true), or x (ambiguous).
 - If an operand is not equal to zero, it is equivalent to a logical 1 (true condition). If it is equal to zero, it is equivalent to a logical 0 (false condition). If any operand bit is x or z, it is equivalent to x (ambiguous condition) and is normally treated by simulators as a false condition.
 - Logical operators take variables or expressions as operands.

Logical Operators (Cont...)

//General Case

A = 3; B = 0:

// Evaluates to 0. Equivalent to (logical-1 && logical-0) A && B // Evaluates to 1. Equivalent to (logical-1 || logical-0) $A \parallel B$

!A // Evaluates to 0. Equivalent to not (logical-1)

// Evaluates to 1. Equivalent to not (logical-0)

// Unknowns

A = 2'b0x: B = 2'b10:

A && B // Evaluates to x. Equivalent to (x && logical 1)

// Expressions

(a == 2) && (b == 3) // Evaluates to 1 if both <math>a == 2 and b == 3 are true. // Evaluates to 0 if either is false.

EC3057D Modelling and Testing of Digital Systems Winter 2021

Relational operators

- Relational operators are greater-than (>), less-than (<), greater-than-or-equal-to (>=), and less-than-or-equal-to (<=).
- + If relational operators are used in an expression, the expression returns a logical value of 1 if the expression is true and 0 if the expression is false.
- + If there are any unknown or z bits in the operands, the expression takes a value x.

X = 4'b1010, Y = 4'b1101, Z = 4'b1xxx

 $A \le B$

// Evaluates to a logical 0 A > B// Evaluates to a logical 1

Y >= X// Evaluates to a logical 1

// Evaluates to an x Y < Z

Equality Operators

- * Equality operators are logical equality (==), logical inequality (!=), case equality (===), and case inequality (!==).
- When used in an expression, equality operators return logical value 1 if true, 0 if false.
- These operators compare the two operands bit by bit, with zero filling if the operands are of unequal length.
- The logical equality operators (==, !=) will yield an x, if either operand has x or z in its bits.
- The case equality operators (===, !==) compare both operands bit by bit, including x and z and results is 1 if the operands match exactly, including x and z bits. The result is 0 if the operands do not match exactly.
- + Case equality operators never result in an x.

```
//A = 4. B = 3
//X = 4'b1010, Y = 4'b1101
//Z = 4'b1xxz, M = 4'b1xxz, N = 4'b1xxx
A == B // Results in logical 0
X != Y // Results in logical 1
X == Z // Results in x
Z === M // Results in logical 1 (all bits match, including x and z)
Z === N // Results in logical 0 (least significant bit does not
M !== N // Results in logical 1
```

Bitwise operators

- Bitwise operators are negation (~), and(&), or (|), xor (^), xnor (^~, ~^).
- Bitwise operators perform a bit-by-bit operation on two operands.
- → If one operand is shorter than the other, it will be bitextended with zeros to match the length of the longer operand. A z is treated as an x in a bitwise operation.
- * The unary negation operator (~), which takes only one operand and operates on the bits of the single operand.

EC3057D Modelling and Testing of Digital Systems Winter 2021

```
// X = 4'b1010, Y = 4'b1101, Z = 4'b10x1

~X  // Negation. Result is 4'b0101

X & Y  // Bitwise and. Result is 4'b1000

X | Y  // Bitwise or. Result is 4'b1111

X ^ Y  // Bitwise xor. Result is 4'b1111

X ^ Y  // Bitwise xnor. Result is 4'b1010

X & Z  // Result is 4'b10x0

BECHOSTE Modelling and Tening of Digital Systems Winner 2011
```

Reduction Operators

- Reduction operators are and (&), nand (~&), or (|), nor (~|), xor (^), and xnor (~^, ^~).
- * Reduction operators take only one operand.
- * Reduction operators perform a bitwise operation on a single vector operand and yield a 1-bit result.
- * Reduction operators work bit by bit from right to left.
 - Reduction nand, reduction nor, and reduction xnor are computed by inverting the result of the reduction and, reduction or, and reduction xor, respectively

EC3057D Modelling and Testing of Digital Systems Winter 20:

Shift Operators

- * Shift operators are right shift (>>), left shift (<<), arithmetic right shift (>>>), and arithmetic left shift (<<<).
- → The operands are the vector and the number of bits to shift.
- When the bits are shifted, the vacant bit positions are filled with zeros.
- + Shift operations do not wrap around.
- * Arithmetic shift operators use the context of the expression to determine the value with which to fill the vacated bits.
 - **Arithmetic Shift Right (>>>):** Shift right specified number of bits, fill the value of sign bit if the expression is signed, otherwise fill with 0.
 - **Arithmetic Shift Left (>>>)**: Shift left specified number of bits, filling with 0

EC3087D Modelling and Testing of Digital Systems Winter 20

```
// X = 4'b1100
Y = X >> 1; //Y is 4'b0110. Shift right 1 bit. 0 filled in MSB position.
Y = X << 1; //Y is 4'b1000. Shift left 1 bit. 0 filled in LSB position.
Y = X << 2; //Y is 4'b0000. Shift left 2 bits.

integer a, b, c; //Signed data types
a = 0;
b = -10; // 111...10110 binary
c = a + (b >>> 3); //Results in -2 decimal, due to arithmetic shift
```

Concatenation Operator

- The concatenation operator ({, }) provides a mechanism to append multiple operands.
- ♦ The operands must be sized.
- Unsized operands are not allowed because the size of each operand must be known for computation of the size of the result.

EC3057D Modelling and Testing of Digital Systems Winter 202

```
Replication Operator

Repetitive concatenation of the same number can be expressed by using a replication constant.

A replication constant specifies how many times to replicate the number inside the brackets ( { } ).

reg A;
reg [1:0] B, C;
reg [2:0] D;
A = 1'b1; B = 2'b00; C = 2'b10; D = 3'b110;
Y = {4{A}} / Result Y is 4'b1111
Y = {4{A}} / Result Y is 4'b1111
Y = {4{A}}, 2{B}} // Result Y is 8'b11110000
Y = {4{A}}, 2{B}}, C} // Result Y is 10'b1111000010
```

Conditional Operator

♣ The conditional operator(?:) takes three operands.


Usage: condition_expr ? true_expr : false_expr ;

- The condition expression (condition_expr) is first evaluated. If the result is true (logical 1), then the true_expr is evaluated. If the result is false (logical 0), then the false_expr is evaluated.
- ✦ If the result is x (ambiguous), then both true_expr and false_expr are evaluated and their results are compared, bit by bit, to return for each bit position an x if the bits are different and the value of the bits if they are the same.
- ♦ Similar to if else expression.

EC3057D Modelling and Testing of Digital Systems Winter 202

Conditional Operator (Cont..) Similar to a multiplexer false_expr 0 2:1 1 mux cond_expr Conditional operators are frequently used in dataflow modeling to model conditional assignments. //model functionality of a tristate buffer assign addr_bus = drive_enable? addr_out: 36'bz; //model functionality of a 2-to-1 mux assign out = control? in1:in0; Conditional operations can be nested. assign out = (A == 3)?(control? x:y):(control? m:n);

Operator Precedence Operator Symbol | Precedence Operator Type Highest Unary +, -, !, ~ Multiply, Divide, Modulus Add, subtract +, -Shift <<,>>> Relational <, <=, >, >= Equality ==, !=, ===, !== &, ~& Reduction |, ~| 88 Logical 11 Lowest Conditional ?:



Timescale

- Often, in a single simulation, delay values in one module need to be defined by using certain time unit, e.g., 1 s, and delay values in another module need to be defined by using a different time unit, e.g. 100 ns.
- Verilog HDL allows the reference time unit for modules to be specified with the `timescale compiler directive.
 - Usage: 'timescale <reference_time_unit> / <time_precision>
- The <reference_time_unit> specifies the unit of measurement for times and delays. The <time_precision> specifies the precision to which the delays are rounded off during simulation.
- Only 1, 10, and 100 are valid integers for specifying time unit and time precision.
 - Eg: `timescale 1 us / 10 ns //Reference time unit is 1 microseconds //and precision is 10 ns
 - EC3057D Modelling and Testing of Digital Systems Winter 20

★ The `timescale compiler directive must be written outside the boundary of the modules.
 ★ <time precision> must be at least as small as the <time unit>
 ★ Each Timescale directive has two numbers:

 `timescale 100 ps / 10 ps
 #10 CLK <= 1'b0;

 Wait for 10 time units, then assign a value of zero to signal CLK.
 10 time units means 1 ns here.
 ★ Verilog compiler over-writes timescale every time a new one is read

`define

- * The `define directive is used for text substitution:
- 'define <macro name> <macro text>
- ❖ It will just substitute whatever follows the macro name.
 - 'define whatever 1234;
 - `whatever will be 1234;
 - Semicolon will be included.
 - 'define WORD_REG reg [31:0] //you can then define a 32-bit register as 'WORD_REG reg32;
- ♦ This is similar to the #define construct in C.

EC3057D Modelling and Testing of Digital Systems Winter 202

`include

- To include entire contents of a Verilog source file in another Verilog file during compilation.
- + This works similarly to the #include in the C
- This directive is typically used to include header files eg: 'include header.v

EC3057D Modelling and Testing of Digital Systems Winter 202

`ifdef

System Tasks for Simulation

- ♦ \$display
- ♦ \$write
- ♦ \$monitor
- \$strobe\$time
- ♦ \$stop
- ♦ \$finish

EC3057D Modelling and Testing of Digital Systems Winter 20

\$display

 Displays the value of signals or variables in a design or test fixture.

Usage: \$display(s1, s2, s3,....sn);

s1, s2, etc. are signals in the uut or variables in a testbench.

- + Includes new line character by default.
- \$display string formatting
 - %d display a variable in decimal
 - %b display a variable in binary
 - %s display a string
 - %c display an ASCII character
 - %h display a variable in hex
 - %g display a real number in scientific notation or decimal, whichever is shorter.

EC3057D Modelling and Testing of Digital Systems Winter 202

\$time

- * \$time calls out the simulation time.
- * It has nothing to do with the time of day.
- Internally, it is represented by a 64-bit number, so it can keep track of a long simulation.

Example: \$display(\$time);

- 80
- + 80 time units have passed since the simulation started.

EC3057D Modelling and Testing of Digital Systems Winter 2021

Swrite

\$write is exactly the same as \$display except that it does not implicitly include a new line character.

EC3057D Modelling and Testing of Digital Systems Winter 202

Smonitor

- ♦ Monitors a signal when its value changes.
 - Usage: \$monitor(p1,p2,p3...pn);

p1, p2, etc. are signals in the uut or variables in a test bench.

- * \$monitor displays the values of all objects in its list whenever any one of them changes.
- ♦ Same formatting as \$display
- + Only ONE \$monitor can be active at a time.

\$monitor("clock = %b reset = %b", clk, rst);
\$monitor("state = %h", state);
• will result in only "state" being monitored.

- Difference Between \$monitor and \$display
 - \$monitor is continuous.
 - \$display only runs once.

EC3057D Modelling and Testing of Digital Systems Winter 2021

\$strobe

- ♦ Very similar to \$display.
- The difference is that \$strobe is always the last task to be executed at any time specification whereas \$display may not be.

EC3057D Modelling and Testing of Digital Systems Winter 202

Scope of variables

- All system task examples so far have not had any scope operator.
- They would all operate on variables in the test bench.
- Internal signals/variables at any level of hierarchy can also be displayed, monitored, etc. by scoping down to where they are.

By using hierarchical names.

- ckt1 UUT(CLK, X, Y, Z);
- -\$display ("a = %b, X = %b", UUT.a, X);
- The value of the variable "a" that is in the uut will be shown, as will the variable X in the test bench.
- To display the level of hierarchy, use the special character %m in the \$display task.

EC3057D Modelling and Testing of Digital Systems Winter 20

\$stop and \$finish

- + \$stop halts simulation and puts the simulator into interactive mode.
 - Mostly used for debugging in lab.
- * Resume simulation by typing "." at the prompt.
- * \$finish ends the simulation.

POWER NAME OF THE OWNER OWNER

Modules and Ports

- Each port in the port list is defined as input, output, or inout, based on the direction of the port signal.
- Note that all port declarations are implicitly declared as wire in Verilog.
- Thus, if a port is intended to be a wire, it is sufficient to declare it as output, input, or inout.
- + However, if output ports hold their value, they must be declared as reg.

EC3057D Modelling and Testing of Digital Systems - Winter 2021

$\begin{array}{l} \textbf{D Flip-flop} \\ \text{// module D_FF with asynchronous reset} \\ \text{module D_FF(q, d, clk, reset);} \\ \text{output q;} \\ \text{input d, clk, reset;} \\ \text{reg q;} \\ \text{always @(posedge reset or negedge clk)} \\ \text{if (reset)} \\ \text{q} <= 1\text{b0;} \\ \text{else} \\ \text{q} <= d; \\ \text{endmodule} \\ \\ \end{array}$

♣ Ports of the type input and inout cannot be declared as reg because reg variables store values and input ports should not store values but simply reflect the changes in the external signals they are connected to.

Inputs

 Internally, input ports must always be of the type net. Externally, the inputs can be connected to a variable which is a reg or a net.

 Outputs

 Internally, outputs ports can be of the type reg or net. Externally, outputs must always be connected to a net. They cannot be connected to a reg.

 Inouts

 Internally, inout ports must always be of the type net. Externally, inout ports must always be connected to a net.


Verilog allows ports to remain unconnected.

fulladd4 fa0(SUM, , A, B, C_IN); // Output port c_out is unconnected

ECHSTD Modeling and Toeing of Digital Systems - Winter 2021


CONSTRUCTION And Address of Digital Systems - Winter 2021


Connecting Ports to External Signals Connecting by ordered list The signals to be connected must appear in the module instantiation in the same order as the ports in the port list in the module definition.








Verilog has built in primitives like gates, transmission gates, and switches. The gates have one scalar output and multiple scalar inputs. The first terminal in the list of gate terminals is an output and the other terminals are inputs. The output of a gate is evaluated as soon as one of the inputs changes.



















* Write a gate level model for a 4: 1 multiplexer

** Write a gate level model for a 4: 1 multiplexer


** EC05770 Modelling and Testing of Digital Systems - Winter 2021 12





```
/* Module 4-to-1 multiplexer. Port list is taken exactly from the I/O diagram.*/
module mux4_to_1 (out, i0, i1, i2, i3, s1, s0);
// Port decharations from the I/O diagram
output out;
input i0, i1, i2, i3;
input s1, s0;
// Internal wire decharations
wire s1n, s0n;
wire y1, y1, y2, y3;
// Gate instantiations
// Create s1n and s0n signals.
not (s1n, s1);
not (s0n, s0);
// 3-input and gates instantiated
and (y0, i0, s1n, s0n);
and (y1, i1, sin, s0);
and (y2, i2, s1, s0n);
and (y2, i3, s1, s0);
// 4-input or gate instantiated
or (out, y0, y1, y2, y3);
endmodule
```




Gate Delays In real circuits, logic gates have delays associated with them. Gate delays allow the Verilog user to specify delays through the logic circuits. Pin-to-pin delays can also be specified in Verilog. Rise Delay Fall Delay Turn – off Delay









// Two delays are specified and #(3:4:5, 5:6:7) a2(out, i1, i2); // mindelays, rise= 3, fall= 5, turn-off = min(3,5) // typdelays, rise= 4, fall= 6, turn-off = min(4,6) // maxdelays, rise= 5, fall= 7, turn-off = min(5,7) // Three delays and #(2:3:4, 3:4:5, 4:5:6) a3(out, i1,i2); // mindelays, rise= 2 fall= 3 turn-off = 4 // typdelays, rise= 3 fall= 4 turn-off = 5 // maxdelays, rise= 4 fall= 5 turn-off = 6







Dataflow (RTL) Modeling

- For small circuits, the gate-level modeling approach works very well because the number of gates is limited and the designer can instantiate and connect every gate individually.
- In complex designs the number of gates is very large.
- Verilog allows a circuit to be designed in terms of the data flow between registers and how a design processes data rather than instantiation of individual gates.

EC3057D Modelling and Testing of Digital Systems - Winter 2021

Continuous Assignments


- * A continuous assignment is the most basic statement in dataflow modeling, used to *drive a value onto a net*.
- The assignment statement starts with the keyword assign.
 Syntax:assign [drive_strength][delay] list_of_net_assignments;
 - The default value for drive strength is strong1 and strong0
- Continuous assignments are always active.
- The assignment expression is evaluated as soon as one of the right-hand-side operands changes and the value is assigned to the left-hand-side net.
- The operands on the right-hand side can be registers or nets or function calls.
- Delay values are used to control the time when a net is assigned the evaluated value.

EC3057D Modelling and Testing of Digital Systems - Winter 2021

```
// Continuous assign. out is a net. i1 and i2 are nets.
assign out = i1 & i2;

// Continuous assign for vector nets. addr is a 16-bit vector net
// addr1 and addr2 are 16-bit vector registers.
assign addr[15:0] = addr1_bits[15:0] ^ addr2_bits[15:0];

// Concatenation. Left-hand side is a concatenation of a scalar
// net and a vector net.
assign {co, s[3:0]} = a[3:0] + b[3:0] + cn;
```



Dataflow model multiplexer // 4-to-1 Multiplexer, Using Logic Equations // Module 4-to-1 multiplexer using data flow_logic equation module mux4_to_1 (out, i0, i1, i2, i3, s1, s0); // Port declarations from the I/O diagram output out; input i0, i1, i2, i3; input s1, s0; // Logic equation for out assign out = (~s1 & ~s0 & i0) | (~s1 & s0 & i1) | (s1 & ~s0 & i2) | (s1 & s0 & i3); endmodule

```
    Dataflow model multiplexer

    4-to-1 Multiplexer, Using Conditional Operators

    // Module 4-to-1 multiplexer using data flow. Conditional operator.

    // Compare to gate-level model module multiplexer4_to_1 (out, i0, i1, i2, i3, s1, s0);

    // Port declarations from the I/O diagram output out; input i0, i1, i2, i3; input s1, s0;

    // Use nested conditional operator assign out = s1 ? ( s0 ? i3 : i2) : (s0 ? i1 : i0) ; endmodule

BEXITD Modelling and Torling of Digital Symmu. Winter 2021 44
```

```
    Verilog provides a shortcut by which a continuous assignment can be placed on a net when it is declared.
    There can be only one implicit declaration assignment per net because a net is declared only once.
        //Regular continuous assignment wire out; assign out = in1 & in2;
        //Same effect is achieved by an implicit continuous assignment wire out = in1 & in2;
```

```
Implicit Net Declaration

If a signal name is used to the left of the continuous assignment, an implicit net declaration will be inferred for that signal name.

If the net is connected to a module port, the width of the inferred net is equal to the width of the module port.

Continuous assign. out is a net.

Wire i1, i2;

assign out = i1 & i2; //Note that out was not declared as a wire

//but an implicit wire declaration for out

//is done by the simulator
```

Delays

 A delay control expression specifies the time duration between initially encountering the statement and when the statement actually executes.

e.g.
$$#10 A = A + 1$$
;

There are different ways to specify delays in continuous assignments.

EC3057D Modelling and Testing of Digital Systems - Winter 202

```
    Regular Assignment Delay: This is the most commonly used method.

            e.g. assign #10 q = x + y;

    Implicit Continuous Assignment Delay:

            e.g. - wire #10 out = a ^ b;
            // which is equivalent to the following:
                wire out;
                assign #10 out = a ^ b;

    Net Declaration Delay: The delay can be put on the net in declaration itself.

            e.g. - wire #10 out;
            assign out = a & b;
            // which is equivalent to the following:
                wire out;
                assign #10 out = a & b;
```

Behavioral Modeling

- Behavioral modeling represents the circuit at a very high level of abstraction.
- Verilog provides designers the ability to describe design functionality in an algorithmic manner.
- * The designer can describe the behavior of the circuit.

EC3057D Modelling and Testing of Digital Systems - Winter 202

Structured Procedures

- There are two structured procedure statements in Verilog: always and initial.
- These statements are the two most basic statements in behavioral modeling.
- All other behavioral statements can appear only inside these structured procedure statements.
- Group of statements coming under always and initial blocks are called procedural blocks.
- Assignment inside procedural blocks are called procedural assignment.

EC3057D Modelling and Testing of Digital Systems - Winter 202

Procedural Blocks

 Procedural blocks are the basic components for behavioral modeling.

initial

begin

 \dots procedural statements \dots end

- + Runs when simulation starts
- * Terminates when control reaches the end
- ♦ Good for providing stimulus

always

begin

... procedural statements ... end

- * Runs when simulation starts
- * Restarts when control
 - reaches the end
- Good for modeling / specifying hardware

EC3057D Modelling and Testing of Digital Systems - Winter 202

Procedural Blocks (Cont..)

- Procedural blocks are like concurrent processes.
- ♦ All blocks execute in parallel.
- Statements in a block are executed sequentially, but all within one unit of simulated time. (unless delay is specified)
- initial block

Executes only once.

- * always block
 - Executes repeatedly.
 - It must have timing control, otherwise it become INFINITE LOOP

EC3057D Modelling and Testing of Digital Systems - Winter 202:

All statements inside an *initial* statement constitute an initial block. An initial block starts at time 0, executes exactly once during a simulation, and then *does not execute* again. If there are multiple initial blocks, each block starts to execute concurrently at time 0. The initial blocks are typically used for *initialization*.

```
initial Statement - Example

module stimulus;
reg x,y, a,b, m;
initial
m = 1'b0;
initial
begin
#5 a = 1'b1;
#25 b = 1'b0;
end
initial
begin
#10 x = 1'b0;
#25 y = 1'b1;
end
Initial
#50 $finish;
endmodule
```

```
initial Statement - Example
module stimulus:
reg x,y, a,b, m;
initial
m = 1'b0;
                                   Time
                                          Statement executed
                                               m = 1'b0;
                                    0
begin
                                               a = 1'b1;
                                    5
   #5 a = 1'b1;
   #25 b = 1'b0;
                                    10
                                               x = 1'b0;
                                    30
                                               b = 1'b0;
initia1
                                    35
                                               y = 1'b1;
begin
    #10 x = 1'b0;
                                    50
                                                $finish
   #25 y = 1'b1;
Initial
    #50 $finish;
endmodule
```

```
Combined Variable Declaration and
Initialization

Variables can be initialized when they are declared.

//The clock variable is defined first
reg clock;

//The value of clock is set to 0
initial clock = 0;

//Instead of the above method, clock variable can be initialized
//at the time of declaration

//This is allowed only for variables declared at module level.
reg clock = 0;
```

```
Combined Port/Data Declaration

and Initialization

The combined port/data declaration can also be combined with an initialization

module adder (sum, co, a, b, ci);
output reg [7:0] sum = 0; //Initialize 8 bit output sum output reg co = 0; //Initialize 1 bit output co input [7:0] a, b; input ci;
---
endmodule
```

```
module adder (output reg [7:0] sum = 0, //Initialize 8 bit output
output reg co = 0, //Initialize 1 bit output co
input [7:0] a, b,
input ci);
--
endmodule

ECMSID Modelling and Trening of Digital Systems - Winter 2021
```

always Statement

- All behavioral statements inside an always statement constitute an always block.
- The always statement starts at time 0 and executes the statements in the always block continuously in a looping fashion
- * This statement is used to model a block of activity that is repeated continuously in a digital circuit.

EC3057D Modelling and Testing of Digital Systems - Winter 2021

```
always Statement - Example

module clock_gen (clock);
output reg clock;
//Initialize clock at time zero
initial
    clock = 1'b0;
//Toggle clock every half-cycle (time period = 20)
always
    #10 clock = ~clock;
initial
    #1000 $finish;
endmodule
```

Procedural Assignments

- Procedural assignments update values of reg, integer, real, or time variables.
- + The syntax for the simplest form of procedural assignment is shown below.
- assignment ::= variable_lvalue = [delay_or_event_control]
 expression
- There are two types of assignment statements are there in Verilog:
 - Blocking statements
 - Non-blocking statements.

EC3057D Modelling and Testing of Digital Systems - Winter 20:

Blocking Assignments

- It is a way of "blocking" the further statements until the current statement execution is completed.
- → The blocking assignment operator is an equal sign (=).
- * Evaluated and assigned in a single step.
- A blocking assignment must evaluate the RHS arguments and update the LHS expression of the blocking assignment without interruption from any other Verilog statement.
- The blocking assignment with timing delays on the RHS of the blocking operator, is considered to be a poor coding style.

EC3057D Modelling and Testing of Digital Systems - Winter 20

Blocking Assignments (Cont..)

- * A problem with blocking assignments occurs when
 - The RHS variable of one assignment in one procedural block is also the LHS variable of another assignment in another procedural block, and
 - Both equations are scheduled to execute in the same simulation time step, such as on the same clock edge.
- If blocking assignments are not properly ordered, a race condition can occur.
- When blocking assignments are scheduled to execute in the same time step, the order execution is unknown.

EC3057D Modelling and Testing of Digital Systems - Winter 202

Blocking Assignments - Example

```
reg x, y, z;
reg [15:0] reg_a, reg_b;
integer count;
//All behavioral statements must be inside an initial or always block
initial
begin
   x = 0; y = 1; z = 1; //Scalar assignments
  count = 0;
                    //Assignment to integer variables
   reg_a = 16b0; reg_b = reg_a;
                                       //initialize vectors
                              //Bit select assignment with delay
   #15 \text{ reg}_a[2] = 1'b1;
  #10 reg_b[15:13] = \{x, y, z\} //Assign result of concatenation to
                               // part select of a vector
   count = count+ 1; //Assignment to an integer (increment)
```

Blocking Assignments - Example

- ★ All statements x = 0 through reg_b = reg_a are executed at time 0
- \Rightarrow Statement reg_a[2] = 0 at time = 15
- + Statement reg_b[15:13] = {x, y, z} at time = 25
- ♦ Statement count = count + 1 at time = 25
- Since there is a delay of 15 and 10 in the preceding statements, count = count + 1 will be executed at time = 25 units

EC3057D Modelling and Testing of Digital Systems - Winter 202

Non-blocking Assignments

- Non-blocking assignments allow scheduling of assignments without blocking execution of the statements that follow in a sequential block.
- ♦ A <= operator is used to specify nonblocking assignments.</p>
- * Evaluated and assigned in two steps:

Evaluate the RHS of non-blocking statements at the beginning of the time step.

The assignment to the left-hand side is postponed until other evaluations in the current time step are completed.

Also, the RHS expression of other Verilog non-blocking assignments can also be evaluated and LHS updates scheduled. The non-blocking assignment does not block other.

EC3057D Modelling and Testing of Digital Systems - Winter 20

Non-blocking Assignments - Eg.

Non-blocking Assignments - Eg.

- ★ The statements x = 0 through reg_b = reg_a are executed sequentially at time 0.
- Then the three nonblocking assignments are processed at the same simulation time.
 - reg_a[2] = 0 is scheduled to execute after 15 units (i.e., time = 15)
 - reg_b[15:13] = {x, y, z} is scheduled to execute after 10 time
 units (i.e., time = 10)
 - count = count + 1 is scheduled to be executed without any delay (i.e., time = 0)

EC3057D Modelling and Testing of Digital Systems - Winter 202

* The simulator schedules a nonblocking assignment statement to execute and continues to the next statement in the block without waiting for the nonblocking statement to complete execution.

- Typically, nonblocking assignment statements are executed last in the time step in which they are scheduled, that is, after all the blocking assignments in that time step are executed.
- + However, it is recommended that blocking and nonblocking assignments not be mixed in the same always block.

EC3057D Modelling and Testing of Digital Systems - Winter 202

Each Verilog simulation time step is divided into different queues Time 0:

* Q1 — (in any order):

Evaluate RHS of all non-blocking assignments

Evaluate RHS and change LHS of all blocking assignments

Evaluate RHS and change LHS of all continuous assignments

Evaluate inputs and change outputs of all primitives Evaluate and print output from \$display and \$write

→ O2 — (in any order):

Change LHS of all non-blocking assignments

Evaluate and print output from \$monitor and \$strobe

EC3057D Modelling and Testing of Digital Systems - Winter 202

```
+ Concurrent blocking assignments have unpredictable
   results
   always @(posedge clk)
                                Unpredictable Result:
   #5 A = A + 1;
                                (new value of B could be evaluated before
   always @(posedge clk)
                                or after A changes)
   #5 B = A + 1;
+ Concurrent non-blocking assignments have predictable
   results
   always @(posedge clk)
                                Predictable Result:
   #5 A \le A + 1;
                                (new value of B will always be evaluated
   always @(posedge clk)
                                before A changes)
   #5 B <= A + 1;
```

```
Application of nonblocking
            - assignments -
They are used as a method to model several concurrent
data transfers that take place after a common event.
always @(posedge clock)
  reg1 <= #1 in1;
  reg2 <= @(negedge clock) in2 ^ in3;
  reg3 <= #1 reg1; //The old value of reg1
```

```
Nonblocking Statements to Eliminate Race Conditions
   //Two concurrent always blocks with blocking statements
   always @(posedge clock)
      a = b:
   always @(posedge clock)
     b = a;
   //Eg 2: Two concurrent always blocks with nonblocking
   statements
   always @(posedge clock)
     a \le b;
   always @(posedge clock)
     b <= a:
```

Timing Controls * Delay-Based Timing Control ♦ Level-Sensitive Timing Control ♦ Event-Based Timing Control

Delay-Based Timing Control + Delay-based timing control in an expression

- specifies the time duration between when the statement is encountered and when it is executed.
- * Regular delay control: used when a non-zero delay is specified to the left of a procedural assignment.
- + A timing control before an assignment statement will postpone when the next assignment is evaluated
 - Evaluation is delayed for the amount of time specified

```
begin
#5 A = 1;
                  -> delay for 5, then evaluate and assign
#5 A = A + 1;
                  ->delay 5 more, then evaluate and assign
B = A + 1;
                  ->no delay; evaluate and assign
end
What values do A and B contain after 10 time units?
```

```
//define parameters
parameter latency = 20;
parameter delta = 2;
//define register variables
reg x, y, z, p, q;
initial begin

x = 0; // no delay control

#10 y = 1; // delay control with a number. y = 1 by 10 units

#latency z = 0; // Delay control with identifier.

#(latency + delta) p = 1; // Delay control with expression

#y x = x + 1; // Delay control with identifier.

#(4:5:6) q = 0; // Minimum, typical and maximum delay.
end
```

```
Delay-Based Timing Control (Cont..)

♣ Intra-assignment delay control: Instead of specifying delay control to the left of the assignment, it is possible to assign a delay to the right of the assignment operator.

The right-hand side is evaluated before the delay
The left-hand side is assigned after the delay
always @(A)

B = #5 A; //A is evaluated at the time it changes, but
//is not assigned to B until after 5 time units
always @(negedge clk)

Q <=@(posedge clk) D; //D is evaluated at the negative
//edge of CLK, Q is changed
on the //positive edge of CLK
```

```
//intra assignment delays
reg x, y, z;
imitial begin
  x = 0; z = 0;
  y = #5 x + z; //Take value of x and z at the time=0, evaluate
  //x + z and then wait 5 time units to assign value to y.


End


//Equivalent method with temporary variables and regular delay control
initial begin
  x = 0; z = 0;
  temp_xz = x + z;
  #5 y = temp_xz; //Take value of x + z at the current time and store it
  //in a temporary variable. Even though x and z might change
  //between 0 and 5, the value assigned to y at time 5 is unaffected.
end
```

Regular delays defer the execution of the entire assignment.


Intra-assignment delays compute the right hand-side expression at the current time and defer the assignment of the computed value to the left-hand-side variable.


Intra-assignment delays are like using regular delays with a temporary variable to store the current value of a right-hand-side expression.








Delay-Based Timing Control (Cont..) Zero delay control Procedural statements in different always-initial blocks may be evaluated at the same simulation time. The order of execution of these statements in different always-initial blocks is nondeterministic. Zero delay control is a method to ensure that a statement is executed last, after all other statements in that simulation time are executed.























```
Multiway Branching
case statement
+ The keywords case, endcase, and default are used in the
   case statement.
                              //Execute statements based on the ALU
case (expression)
   alternative1: statement1:
                              reg [1:0] alu_control;
   alternative2: statement2;
   alternative3: statement3;
                              case (alu_control)
                              2'd0: y = x + z;
                              2'd1 : y = x - z;
   default:
                              2'd2 : y = x * z;
   default_statement;
                              default: $display("Invalid signal");
                              endcase
```

Case Statement with x and z Considers unknown signals on select. If any select signal is x then outputs are x. If any select signal is z, outputs are z. If one is x and the other is z, x gets higher priority. 2'bx0, 2'bx1, 2'bxz, 2'bxx, 2'b0x, 2'b1x, 2'bzx: begin out0 = 1'bx; out1 = 1'bx; out2 = 1'bx; out3 = 1'bx; end 2'bz0, 2'bz1, 2'bzz, 2'b0z, 2'b1z: begin out0 = 1'bz; out1 = 1'bz; out2 = 1'bz; out3 = 1'bz; end

```
casex, casez Keywords
* There are two variations of the case statement - casex and
+ casez treats all z values in the case alternatives or the case
   expression as don't cares. All bit positions with z can also
   represented by? in that position.
+ casex treats all x and z values in the case item or the case
   expression as don't cares.
       reg [3:0] encoding;
       integer state;
      casex (encoding) //logic value x represents a don't care bit.
              4'b1xxx : next_state = 3;
               4'bx1xx : next_state = 2;
                                        an input encoding = 4b10xz
              4'bxx1x : next state = 1:
                                       would cause
              default : next state = 0:
                                      next_state = 3 to be executed"
       endcase
```

```
    While Loop
    The keyword while is used to specify this loop.
    The while loop executes until the while expression is not true.
    If the loop is entered when the while-expression is not true, the loop is not executed at all.

            integer count;
            initial
            begin
            count = 0;
            while (count < 128) //Execute loop till count is 127, exit at</li>
            //count 128
            begin
            $display("Count = %d", count);
            count = count + 1;
            end
            end
```

```
Example

* Write a code using "while loop" to find the first bit with a value 1 in flag vector variable

**ECMSTD Modelling and Tening of Digital Systems - Winter 2021 49
```

```
    //Initialize array elements
    'define MAX_STATES 32
    integer state [0: 'MAX_STATES-1]; //Integer array state with elements
    0:31
    integer i;
    initial
    begin
    for(i = 0; i < 32; i = i + 2) //initialize all even locations with 0</li>
    state[i] = 0;
```

```
'define TRUE 1'b1';
'define FALSE 1'b0;
reg [15:0] flag;
integer i; //integer to keep count
reg continue;
initial begin
  flag = 16'b 0010_0000_0000_0000;
  continue = 'TRUE;
  while((i < 16) && continue ) //Multiple conditions using operators.
  begin
       $display("Encountered a TRUE bit at element number %d", i);
       continue = 'FALSE;
      end
      i = i + 1:
  end
end
```

For Loop The keyword for is used to specify this loop. The for loop contains three parts: An initial condition A check to see if the terminating condition is true A procedural assignment to change value of the control variable integer count; initial for (count=0; count < 128; count = count + 1) \$display("Count = %d", count); The for loop provides a more compact loop structure than the while loop. However, the while loop is more general-purpose than the for loop.

```
Example

* Write a behavioral code using "for loop" to initialize all the even and odd locations of an array with 0 and 1 respectively.
```

```
//Initialize array elements
'define MAX_STATES 32
integer state [0: 'MAX_STATES-1];
integer i;
initial begin
for(i = 0; i < 32; i = i + 2) state[i] = 0;
for(i = 1; i < 32; i = i + 2) state[i] = 1;
end
```

```
Repeat Loop

↑ The keyword repeat is used for this loop.

↑ The repeat construct executes the loop a fixed number of times. A repeat construct cannot be used to loop on a general logical expression.

↑ A repeat construct must contain a number, which can be a constant, a variable or a signal value.

integer count;
initial
begin
count = 0;
repeat(128)
begin
$display("Count = %d", count);
count = count + 1;
end
end
```

```
Example

* Write the code for a data buffer, which after receiving a data_start signal, reads data for next 8 cycles.

**EXMOTE Modelling and Tening of Digital Systems - Winer 2021*

**EXMOTE Modelling and Tening of Digital Systems - Winer 2021*

**EXMOTE Modelling and Tening of Digital Systems - Winer 2021*

**EXMOTE Modelling and Tening of Digital Systems - Winer 2021*

**EXMOTE Modelling and Tening of Digital Systems - Winer 2021*

**EXMOTE Modelling and Tening of Digital Systems - Winer 2021*

**EXMOTE Modelling and Tening of Digital Systems - Winer 2021*

**EXMOTE Modelling and Tening of Digital Systems - Winer 2021*

**EXMOTE Modelling and Tening of Digital Systems - Winer 2021*

**EXMOTE Modelling and Tening of Digital Systems - Winer 2021*

**EXMOTE Modelling and Tening of Digital Systems - Winer 2021*

**EXMOTE Modelling and Tening of Digital Systems - Winer 2021*

**EXMOTE Modelling and Tening of Digital Systems - Winer 2021*

**EXMOTE Modelling and Tening of Digital Systems - Winer 2021*

**EXMOTE Modelling and Tening of Digital Systems - Winer 2021*

**EXMOTE Modelling and Tening of Digital Systems - Winer 2021*

**EXMOTE Modelling and Tening of Digital Systems - Winer 2021*

**EXMOTE Modelling and Tening of Digital Systems - Winer 2021*

**EXMOTE Modelling and Tening of Digital Systems - Winer 2021*

**EXMOTE Modelling and Tening of Digital Systems - Winer 2021*

**EXMOTE Modelling and Tening of Digital Systems - Winer 2021*

**EXMOTE Modelling and Tening of Digital Systems - Winer 2021*

**EXMOTE Modelling and Tening of Digital Systems - Winer 2021*

**EXMOTE Modelling and Tening of Digital Systems - Winer 2021*

**EXMOTE Modelling and Tening of Digital Systems - Winer 2021*

**EXMOTE Modelling and Tening of Digital Systems - Winer 2021*


**EXMOTE Modelling and Tening of Digital Systems - Winer 2021*

**EXMOTE Modelling and Tening of Digital Systems - Winer 2021*


**EXMOTE Modelling and Tening of Digital Systems - Winer 2021*

**EXMOTE Modelling and Tening of Digital Systems - Winer 2021*

**EXMOT
```



```
★ Example: Clock generation - Use forever loop instead of always block
Example: Clock generation - Use forever loop instead of always block
EXAMPLE: Clock generation - Use forever loop instead of always block
```





```
Sequential Statements in Verilog

4. forever
sequential_statement
5. repeat (expression)
sequential_statement
6. while (expression)
sequential_statement
7. for (expr1; expr2; expr3)
sequential_statement
8. # (time_value)
Makes a block suspend for "time_value" time units.
9. @ (event_expression)
Makes a block suspend until event_expression triggers.
```

Parameters and Generate Blocks

Objectives of this topic

- · Parameter declaration and use
- How to dynamically generate Verilog code

EC2057D Modelling and Testing of Digital Systems - Winter 2020

Parameters

- Similar to const in C
 - But can be overridden for each module at compile-time
- Syntax

parameter <const_id> = <value>;

- Gives flexibility
 - Allows to customize the module
- Example:

parameter port_id = 5; parameter cache_line_width = 256; parameter bus_width = 8; parameter signed [15:0] WIDTH; wire [bus_width-1:0] bus;

EC3057D Modelling and Testing of Digital Systems - Winter 2020

Parameter Example

Better Coding Style

Parameters (cont'd)

• localparam keyword

```
localparam state1 = 4'b0001,
    state2 = 4'b0010,
    state3 = 4'b0100,
    state4 = 4'b1000;
```

Operations for HDL simulation

- · Compilation/Parsing
- Elaboration
 - Binding modules to instances
 - Build hierarchy
 - Compute parameter values
 - Resolve hierarchical names
 - Establish net connectivity
- Simulation

EC3057D Modelling and Testing of Digital Systems - Winter 2020

Generate Block

- Dynamically generate Verilog code at elaboration time
 - Usage:
 - Parameterized modules when the parameter value determines the module contents
 - Can generate
 - Modules
 - User defined primitives
 - · Verilog gate primitives
 - Continuous assignments
 - initial and always blocks

Nesting

- · Generate blocks can be nested
 - Nested loops cannot use the same genvar variable

Some System Tasks and Compiler Directives

Compiler Directives

- Instructions to the Compiler (not simulator)
- · General syntax: `<keyword>
- `define

 - similar to #define in C`<macro_name> to use the macro defined by `define
- Examples:

```
`define WORD_SIZE 32
`define S $stop
`define WORD_REG reg [31:0]
`WORD_REG a_32_bit_reg;
```

Compiler Directives (cont'd)

- - Undefine a macro
- Example:

undef BUS_WIDTH

- `include
 - Similar to #include in C
- Example:

`include header.v

<Verilog code in file design.v>

Compiler Directives (cont'd)

• `ifdef, `ifndef, `else, `elsif, and `endif.

```
ifdef TEST //compile module test only if macro TEST is defined
else //compile the module stimulus as default module stimulus;
endif //completion of 'ifdef directive
```

System Tasks

- System Tasks: standard routine operations provided by Verilog
 - Displaying on screen, monitoring values, stopping and finishing simulation, etc.
- All start with \$
- Instructions for the simulator

System Tasks (cont'd)

• \$display: displays values of variables, strings, expressions.

```
$display(p1, p2, p3, ..., pn);
```

- p1, ..., pn can be quoted string, variable, or expression
- Adds a new-line after displaying pn by default
- Format specifiers:
 - %d, %b, %h, %o: display variable respectively in decimal, binary, hex, octal
 - %c, %s: display character, string
 - %e , %f , %g: display real variable in scientific, decimal, or whichever smaller notation
 - · %v: display strength
 - %t: display in current time format
 - %m: display hierarchical name of this module
 - 70111. display meraranear name or ens module

7D Modelling and Testing of Digital Systems - Winter 2020

\$display examples

```
$display("Hello Verilog World!");
   Output:Hello Verilog World!
$display($time);
   Output:230

reg [0:40] virtual_addr;
$display("At time %d virtual address is %h",
   $time, virtual_addr);
   Output:At time 200 virtual address is 1fe000001c
```

\$display examples (cont'd)

EC3057D Modelling and Testing of Digital Systems - Winter 2020

\$monitor System Task

• \$monitor: monitors signal(s) and displays them when their value changes

```
$monitor(p1, p2, p3, ..., pn);
```

- p1, ..., pn can be quoted string, variable, or signal names
- Format specifiers similar to \$display
- Continuously monitors the values of the specified variables or signals, and displays the entire list whenever any of them changes.
- and displays the entire list whenever any of them changes.\$monitor needs to be invoked only once (unlike \$display)
- Only one \$monitor (the latest one) can be active at any time
 - \$monitoroff to temporarily turn off monitoring
 - \$monitoron to turn monitoring on again

EC3057D Modelling and Testing of Digital Systems - Winter 2020

\$monitor Examples

```
initial
  $monitor($time, "Value of signals clock=%b,
      reset=%b", clock, reset);
initial
  begin
    clock=0;
  reset=1;
    #5 clock=1;
    #10 clock=0; reset=0;
  end

- Output:
  0 value of signals clock=0, reset=1
  5 value of signals clock=1, reset=1
  15 value of signals clock=0, reset=0
```

\$stop System Task

- \$stop: stops simulation
 - Simulation enters interactive mode
- Most useful for debugging
- \$finish: terminates simulation
- Examples:

```
initial
begin
  clock=0;
  reset=1;
  #100 $stop;
  #900 $finish;
end
```

Useful System Tasks: File I/O

Useful Modeling Techniques

Opening a File • Opening a file <file_handle> = \$fopen("<file_name>"); - <file_handle> is a 32 bit value, called multi-channel descriptor - Only 1 bit is set in each descriptor - Standard output has a descriptor of 1 (Channel 0) //Multichannel descriptor integer handle1, handle2, handle3; //integers are 32-bit values //standard output is open; descriptor = 32'h0000_0001 (bit 0 set) initial begin handle1 = \$fopen("file1.out"); //handle1 = 32'h0000_0002 (bit 1 set) handle2 = \$fopen("file1.out"); //handle3 = 32'h0000_0008 (bit 3 set) handle3 = \$fopen("file3.out"); //handle3 = 32'h0000_0008 (bit 3 set) end ECOSOTO Modelling and Testing of

File Output and Closing

- · Writing to files
 - \$fdisplay, \$fmonitor, \$fstrobe
 - \$strobe, \$fstrobe
 - The same as \$display, \$fdisplay, but executed after all other statements schedule in the same simulation time
 - Syntax:

\$fdisplay(<handle>, p1, p2,..., pn);

· Closing files

\$fclose(<handle>);

EC3057D Modelling and Testing of Digital Systems - Winter 2020

Example: Simultaneously writing to multiple files

```
//All handles defined in Example 9-7
//Writing to files
integer descl, desc2, desc3; //three file descriptors
intital
begin
desc1 = handle1 | 1; //bitwise or; desc1 = 32'h0000_0003
Sfdimplay(desc1, "blmplay 1*); //write to files file1.out & stdout
desc2 = handle2 | handle1; //desc2 = 32'h0000_0006
Sfdimplay(desc2, "bimplay 2*); //write to files file1.out & file2.out
desc3 = handle3; //desc3 = 32'h0000_0008
Sfdimplay(desc3, "blmplay 3*); //write to file file3.out only
end
```

Random Number Generation

• Syntax:

\$random; \$random(<seed>);


• Returns a 32 bit random value

Useful System Tasks Initializing Memory from File

- Keywords:
 - \$readmemb, \$readmemh
- Used to initialize memory (reg [3:0] mem[0:1023])
- Syntax:

\$readmemb("\file_name>", \left\text{memory_name});
\$readmemb("\file_name>", \text{memory_name}, \left\text{start_addr});
\$readmemb("\file_name>", \left\text{memory_name}, \left\text{start_addr}, \left\text{\text{file_name}}, \left\text{\text{start_addr}},


• The same syntax for \$readmemh



```
//specify name of VCD file. Otherwise, default name is
//assigned by the simulator.
initial
Sdumpfile("myfile.dmp"); //Simulation info dumped to myfile.dmp
//Dump signals in a module
initial
Sdumpvars: //no arguments, dump all signals in the design
initial
$dumpvars(1, top); //dump variables in module instance top.

//Number 1 indicates levels of hierarchy. Dump one
//hierarchy level below top,le.dump variables in top,
initial
Sdumpvars(2, top,mi);//dump up to 2 levels of hierarchy below top.ml
initial
Sdumpvars(0, top.ml);//Number 0 means dump the entire hierarchy
//Start and stop dump process
linitial
begin
//Start the dump process
sdumpon; //start the dump process
sdumpon dumpon //start the dump process
sdumpon dumpon //start the dump process
sdumpon dumpon //start the dump process
sdumpon sdumpon; //start the dump process
sdumpon sdumpon; //start the dump process
sdumpon dumpon dumpon process
sdumpon sdumpon dumpon dumpon
```

Finite State Machines




Models of synchronous sequential systems


- Two common models of synchronous sequential systems
 - Moore machines
 - · Mealy machines


EC3057D MTDS - Winter 2020


Moore Machine Inputs Next state register Output logic Clock Moore machine CC100X Moore machine

Mealy Machine Inputs Next state register Output logic Outputs Clock Mealy machine














Synchronous Sequential Circuit Analysis




















Next State Equations — Q(t+1)• Excitation equations: $J_1 = X^* Q_0 \text{ and } K_1 = X + Q_0$ $J_0 = X + Q_1 \text{ and } K_0 = X^*$ • Characteristic equation of the JK flip-flop:

```
Next State Equations — Q(t+1)

• Excitation equations:

J_1 = X' Q_0 \text{ and } K_1 = X + Q_0
J_0 = X + Q_1 \text{ and } K_0 = X'

• Characteristic equation of the JK flip-flop:

Q(t+1) = K'Q(t) + JQ'(t)

• Next state equations:
```

Next State Equations -Q(t+1)

• Excitation equations:

 $J_1 = X' Q_0 \text{ and } K_1 = X + Q_0$ $J_0 = X + Q_1 \text{ and } K_0 = X'$

Characteristic equation of the JK flip-flop:

Q(t+1) = K'Q(t) + JQ'(t)

Next state equations:

$$\begin{split} Q_1(t+1) &= K_1 \, 'Q_1(t) + J_1 Q_1 \, '(t) \\ &= (X + Q_0(t))^* \, Q_1(t) + X^* \, Q_0 \, (t) \, Q_1 \, '(t) \\ &= X^* \, \left(Q_0(t)^* \, Q_1(t) + \, Q_0(t) \, Q_1(t)^* \right) \\ &= X^* \, \left(Q_0(t) \oplus Q_1(t) \right) \end{split}$$

$$\begin{split} Q_0(t+1) &= K_0'Q_0(t) + J_0Q_0'(t) \\ &= X \ Q_0(t) + (X + Q_1(t)) \ Q_0'(t) \\ &= X \ + Q_0(t)' \ Q_1(t) \end{split}$$

EC3057D MTDS - Winter 2020

State Table & Next State Equations

- $Q_1(t+1) = X' (Q_0(t) \oplus Q_1(t))$
 - $Q_1=0, Q_0=0, X=0 \Rightarrow Q_1(t+1)=0$
- $Q_0(t+1) = X + Q_0(t)$, $Q_1(t)$
 - $-Q_1=0, Q_0=0, X=0 \Rightarrow Q_0(t+1)=0$

Presen	t State	Inputs	Next State	Outputs
Q_1	Q ₀	X	Q_1 Q_0	Z
0	0	0	0 0	0
0	0	1		0
0	1	0		0
0	1	1		0
1	0	0		0
1	0	1		0
1	1	0		0
1	1	1		1

EC3057D MTDS - Winter 2020

State Table & Next State Equations

- $Q_1(t+1) = X' (Q_0(t) \oplus Q_1(t))$
 - $\ \ Q_1 \!\!=\!\! 0, \, Q_0 \!\!=\!\! 1, \, X \!\!=\! 1 \Longrightarrow Q_1(t \!\!+\!\! 1) \!\!=\! 0$
- $Q_0(t+1) = X + Q_0(t)$, $Q_1(t)$
 - $Q_1=0, Q_0=1, X=1 \Rightarrow Q_0(t+1)=1$

State	Inputs	Next State	Outputs .
Qo	X	Q_1 Q_0	Z
0	0	0	0
0	1		0
1	0		0
1	1	0 1	0
0	0		0
0	1		0
1	0		0
1	1		1
	0 0 1 1	0 0 0 1 1 0 1 1	0 0 0 0 0 0 1 1 1 0 1

State Table & Next State Equations

- $\bullet \quad Q_1(t{+}1) = X' \; \big(Q_0(t) \oplus Q_1(t)\big)$
- $Q_0(t+1) = X + Q_0(t)$, $Q_1(t)$

Presen	t State	Inputs	Next State		Outputs
Q ₁	Qo	X	Q ₁	Qo	Z
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	1	0	0
0	1	1	0	1	0
1	0	0	1	1	0
1	0	1	0	1	0
1	1	0	0	0	0
1	1	1	0	1	1

SC3057D MTDS - Winter 2020

State Table & Characteristic Table

· The general JK flip-flop characteristic equation is:

Q(t+1) = K'Q(t) + JQ'(t)

 We can also determine the next state for each input/current state combination directly from the characteristic table

J	K	Q(†+1)	Operation
0	0	Q(†)	No change
0	1	0	Reset
1	0	1	Set
1	1	Q'(†)	Complement

EC3057D MTDS - Winter 202


State Table & Characteristic Table


- With these equations, we can make a table showing $J_1,\,K_1,\,J_0$ and K_0 for the different combinations of present state Q_1Q_0 and input X


$$\begin{split} J_1 &= X \text{'} \ Q_0 \\ K_1 &= X + Q_0 \end{split} \qquad \begin{aligned} J_0 &= X + Q_1 \\ K_0 &= X \text{'} \end{aligned}$$


Presen	t State	Inputs	Flip-flop Inputs			
Q_1	Q _o	Х	J_1	K ₁	J_0	Ko
0	0	0	0	0	0	1
0	0	1	0	1	1	0
0	1	0	1	1	0	1
0	1	1	0	1	1	0
1	0	0	0	0	1	1
1	0	1	0	1	1	0
1	1	0	1	1	1	1
1	. 1	1	0	1	1	0

EC2057D MTDS Winter 2020













Sizes of state diagrams

- Always check the size of your state diagrams
 - If there are n flip-flops, there should be 2^n nodes in the diagram
 - If there are m inputs, then each node will have 2^m outgoing arrows
- · In our example,
 - We have two flip-flops, and thus four states or nodes.
 - There is one input, so each node has two outgoing arrows.














Mealy State Table • $Q_0(t+1) = D_0 = EN' Q_0 + EN Q_0'$ • $Q_1(t+1) = D_1 = EN' Q_1 + EN Q_1' Q_0 + EN Q_1 Q_0'$ • MAX= EN Q₁ Q₀ Output Next State Present State Q1 Q0 EN= 0 EN= 1 0 0 0 0 0 0 0 0 0 0 0

















Sequential circuit analysis summary

- To analyze sequential circuits, you have to:
 - Find Boolean expressions for the outputs of the circuit and the flip-flop inputs
 - Use these expressions to fill in the output and flip-flop input columns in the state table
 - Finally, use the characteristic equation or characteristic table of the flip-flop to fill in the next state columns.
- The result of sequential circuit analysis is a state table or a state diagram describing the circuit

EC2057D MTDS MGstss 202

Design of Sequence Detector

Sequence Detector


• A circuit that detects the occurrence of a particular pattern on its input is referred to as a sequence detector.

Design a circuit that examine a string of 0's and 1's applied to the input X and for any input sequence ending in 101 will produce an output Z=1 coincident with the last 1.

The circuit does not reset when a 1 output occur.


We assume that the input X can only change between clock pulses

EC3057D MTDS - Winter 2020




Design of 101 Sequence Detector

• State Diagram:





EC3057D MTDS ... Winter 2020


Design of 101 Sequence Detector • State Diagram:





EC3057D MTDS - Winter 2020















Design of a Sequence Detector S₀: start S_1 : got 1 S₂: got 10



Design of a Sequence Detector

S₃: got 101

State Table

Transition Table with State assignment

Prese	Next	Present		
nt state	X = 0	X = 1	Output (Z)	
S_0	S_0	$\mathbf{S_1}$	0	
$\mathbf{S_1}$	S_2	$\mathbf{S_1}$	0	
\mathbf{S}_2	S_0	S_3	0	
S_2 S_3	S_2	$\mathbf{S_1}$	1	

	A+		
AB	X = 0	X = 1	Z
00	00	01	0
01	11	01	0
11	00	10	0
10	11	01	1

State Diagram Development

- · To develop a sequence detector state diagram:
 - 1. Construct some sample input and output sequences to make sure that you understand the problem statement.
 - 2. Begin in an initial state in which NONE of the initial portion of the sequence has occurred (typically "reset" state).
 - 3. Add a state that recognizes that the first symbol has occurred.
 - 4. Add states that recognize each successive symbol occurring.
 - 5. Each time you add an arrow to the state graph, determine it can go to one of the previously defined states or whether a new state must be added
 - 6. The final state represents the input sequence occurrence.
 - 7. Add state transition arcs which specify what happens when a symbol $\it not$ in the proper sequence has occurred.
 - 8. Check your state graph for completeness and non-redundant arcs.
 - When your state graph is complete, test it by applying the input sequences formulated in part1 and making sure the output sequences are correct

Sequential circuit design procedure

Step 1:

Make a state table based on the problem statement. The table should show the present states, inputs, next states and outputs. (It may be easier to find a state diagram first, and then convert that to a table)

Assign binary codes to the states in the state table, if you haven't already. If you have n states, your binary codes will have at least \[log_2 n]\] digits, and your circuit will have at least \[log_2 n \] flip-flops

<u>Step 3:</u>
For each flip-flop and each row of your state table, find the flip-flop input values that are needed to generate the next state from the present state. You can use flip-flop excitation tables here.

Find simplified equations for the flip-flop inputs and the outputs.

Step 5: Build the circuit!

Another Example

Sequence detector (Mealy)

- A sequence detector is a special kind of sequential circuit that looks for a special bit pattern in some input
- · The detector circuit has only one input, X
 - One bit of input is supplied on every clock cycle
 - This is an easy way to permit arbitrarily long input sequences
- · There is one output, Z, which is 1 when the desired pattern is found
- · Our example will detect the bit pattern "1001":

Inputs: 11100110100100110...
Outputs: 00000100000100100...

 A sequential circuit is required because the circuit has to "remember" the inputs from previous clock cycles, in order to determine whether or not a match was found

EC3057D MTDS - Winter 2020


Step 1: Making a state table

- The first thing you have to figure out is precisely how the use of state will help you solve the given problem
 - Make a state table based on the problem statement. The table should show the present states, inputs, next states and outputs
 - Sometimes it is easier to first find a state diagram and then convert that to a table
- This is usually the most difficult step. Once you have the state table, the rest of the design procedure is the same for all sequential circuits

EC3057D MTDS - Winter 202

A basic Mealy state diagram

- · What state do we need for the sequence detector?
 - We have to "remember" inputs from previous clock cycles
 - For example, if the previous three inputs were 100 and the current input is 1, then the output should be 1
 - In general, we will have to remember occurrences of parts of the desired pattern—in this case, 1, 10, and 100
- · We'll start with a basic state diagram:




State	Meaning
Α	None of the desired pattern (1001) has been input yet.
В	We've already seen the first bit (1) of the desired pattern.
С	We've already seen the first two bits (10) of the desired pattern.
D	We've already seen the first three bits (100) of the desired pattern.

EC3057D MTDS - Winter 2020

Overlapping occurrences of the pattern

- What happens if we're in state D (the last three inputs were 100), and the current input is 1?
 - The output should be a 1, because we've found the desired pattern
 - But this last 1 could also be the start of another occurrence of the pattern! For example, 1001001 contains two occurrences of 1001
 - To detect overlapping occurrences of the pattern, the next state should be B.




State	Meaning
Α	None of the desired pattern (1001) has been input yet.
В	We've already seen the first bit (1) of the desired pattern.
С	We've already seen the first two bits (10) of the desired pattern.
D	We've already seen the first three bits (100) of the desired pattern.

EC3057D MTDS - Winter 2020

Filling in the other arrows

- Two outgoing arrows for each node, to account for the possibilities of X=0 and X=1
- The remaining arrows we need are shown in blue. They also allow for the correct detection of overlapping occurrences of 1001.



State	Meaning
Α	None of the desired pattern (1001) has been input yet.
В	We've already seen the first bit (1) of the desired pattern.
С	We've already seen the first two bits (10) of the desired pattern.
D	We've already seen the first three bits (100) of the desired pattern.

Step 2: Assigning binary codes to states

- We have four states ABCD, so we need at least two flip-flops $\mathbf{Q}_1\mathbf{Q}_0$
- The easiest thing to do is represent state A with $Q_1Q_0=00$, B with 01, C with 10, and D with 11
- The state assignment can have a big impact on circuit complexity, but we won't worry
 about that too much in this class

				_	Pres	ent		Ne	xt.	
Present		Next		1	Sto	ite	Input	Sto	ate	Output
State	Input	State	Output		Q_1	Qo	X	Q_1	Qo	Z
Α	0	Α	0		0	0	0	0	0	0
Α	1	В	0		0	0	1	0	1	0
В	0	С	0		0	1	0	1	0	0
В	1	В	0		0	1	1	0	1	0
С	0	D	0		1	0	0	1	1	0
С	1	В	0		1	0	1	0	1	0
D	0	Α	0		1	1	0	0	0	0
D	1	В	1	1	1	1	1	0	1	1

EC3057D MTDS - Winter 2020

Step 3: Finding flip-flop input values

- Next we have to figure out how to actually make the flip-flops change from their present state into the desired next state
- · This depends on what kind of flip-flops you use!
- We'll use two JKs. For each flip-flip Q_i look at its present and next states, and
 determine what the inputs J_i and K_i should be in order to make that state change.

Pre	sent		Ne	ext					
St	ate	Input	St	ate	FI	Flip flop inputs		Output	
Q_1	Qo	X	Q_1	Qo	J_1	K ₁	Jo	K ₀	Z
0	0	0	0	0					0
0	0	1	0	1					0
0	1	0	1	0					0
0	1	1	0	1					0
1	0	0	1	1					0
1	0	1	0	1					0
1	1	0	0	0					0
1	1	1	0	1					1

EC3057D MTDS - Winter 2020

JK excitation table

An excitation table shows what flip-flop inputs are required in order to make a
desired state change

Q(†)	Q(†+1)	Ъ	K	Operation
0	0	0	×	No change/reset
0	1	1	×	Set/complement
1	0	×	1	Reset/complement
1	1	×	0	No change/set

 This is the same information that's given in the characteristic table, but presented "backwards"

J	K	Q(†+1)	Operation
0	0	Q(†)	No change
0	1	0	Reset
1	0	1	Set
1	1	Q'(†)	Complement

EC3057D MTDS - Winter 2020

 Use the JK excitation table on the right to find the correct values for *each* flip-flop's inputs, based on its present and next states

Q(t)	Q(†+1)	J	K
0	0	0	×
0	1	1	×
1	0	×	1
1	1	×	0

Present State Input		Input	Next State		Flip flop inputs				Output
Q_1	Qo	X	Q_1	Qo	J_1	K ₁	J_0	Κo	Z
0	0	0	0	0	0	×	0	х	0
0	0	1	0	1	0	×	1	×	0
0	1	0	1	0	1	×	X	1	0
0	1	1	0	1	0	×	×	0	0
1	0	0	1	1	X	0	1	X	0
1	0	1	0	1	×	1	1	×	0
1	1	0	0	0	X	1	X	1	0
1	1	1	0	1	×	1	×	0	1


EC3057D MTDS - Winter 2020


Step 4: Find equations for the FF inputs and output


- Now you can make K-maps and find equations for each of the four flip-flop inputs, as well as for the output \boldsymbol{Z}
- · These equations are in terms of the present state and the inputs
- The advantage of using JK flip-flops is that there are many don't care conditions, which can result in simpler MSP equations

Pres	sent		Next						
Sto	ate	Input	St	ate	Flip flop inputs				Output
Q_1	Qo	X	Q_1	Qo	J_1	K ₁	J_0	K ₀	Z
0	0	0	0	0	0	×	0	×	0
0	0	1	0	1	0	×	1	×	0
0	1	0	1	0	1	×	×	1	0
0	1	1	0	1	0	×	×	0	0
1	0	0	1	1	×	0	1	×	0
1	0	1	0	1	×	1	1	×	0
1	1	0	0	0	×	1	×	1	0
1	1	1	0	1	×	1	×	0	1

FF input equations








Step 5: Build the circuit

· Lastly, we use these simplified equations to build the completed circuit




Sequence detector (Moore)

- A sequence detector is a special kind of sequential circuit that looks for a special bit pattern in some input
- The detector circuit has only one input, X
 - One bit of input is supplied on every clock cycle
 - This is an easy way to permit arbitrarily long input sequences
- · There is one output, Z, which is 1 when the desired pattern is found
- Our example will detect the bit pattern "1001":

Inputs: 11100110100100110...
Outputs: 00000100000100100...

 A sequential circuit is required because the circuit has to "remember" the inputs from previous clock cycles, in order to determine whether or not a match was found

EC3057D MTDS - Winter 2020



Comparison of Mealy and Moore FSM

- · Mealy machines have less states
 - outputs are on transitions (n2) rather than states (n)
- Moore machines are safer to use
 - outputs change at clock edge (always one cycle later)
 - in Mealy machines, input change can cause output change as soon as logic is done – a big problem when two machines are interconnected – asynchronous feedback may occur if one isn't careful
- · Mealy machines react faster to inputs
 - react in same cycle don't need to wait for clock
 - outputs may be considerably shorter than the clock cycle
 - in Moore machines, more logic may be necessary to decode state into outputs – there may be more gate delays after clock edge

EC3057D MTDS - Winter 2020


Example: Sequence Detector


A sequential circuit has one input (X) and one output (Z). The circuit examines groups of four consecutive inputs and produces an output Z=1 if the input sequence 0101 or 1001 occurs. The circuit resets after every four inputs. Find a Mealy state graph. A typical input and output sequence is:


```
X = 0101 \mid 0010 \mid 1001 \mid 0100


Z = 0001 \mid 0000 \mid 0001 \mid 0000
```

C3057D MTDS - Winter 2020









```
1 module lockfam(input clock, reset,
coderw.anyre.
3 cottone (anyre.
4 cottone (along list) melwe,
5 input lineout);
6 localparan mo-1 blood, si=0 blood, si=3 blood,
8 wrong=3 blood, unlock=3 blood,
9 reg[2:0] lockstate;
10 alonys (posedge clock or posedge reset)
11 begin
12 if (reset == 1 bl)
13 lockstate (= m0)
14 else
15 coloristate)
16 slockstate (= m0)
17 lockstate (= m0)
18 else (lockstate)
19 lockstate (= m1)
10 lockstate (= m1)
10 lockstate (= m1)
11 lockstate (= m1)
12 lockstate (= m1)
13 lockstate (= m1)
14 lockstate (= m1)
15 lockstate (= m1)
16 lockstate (= m1)
17 lockstate (= m1)
18 lockstate (= m1)
19 lockstate (= m1)
10 lockstate (= m1)
11 lockstate (= m1)
12 lockstate (= m1)
13 lockstate (= m1)
14 lockstate (= m1)
15 lockstate (= m1)
16 lockstate (= m1)
17 lockstate (= m1)
18 lockstate (= m1)
19 lockstate (= m1)
10 lockstate (= m1)
```

```
48 always @ (lockstate)
49 begin
50 case (lockstate)
51 s0: selsw = 0;
52 s1: selsw = 1;
53 s2: selsw = 2;
54 s3: selsw = 3;
55 wrong: selsw = 0;
66 unlock: selsw = 0;
67 default: selsw = 0;
68 endcase
59 end
60 assign locked = (lockstate == unlock) ? 0: 1;
61 assign alarm = (lockstate == wrong) ? 0: 1;
62 assign entimer = (lockstate == unlock) ? 1: 0;
63 endmodule

ECMSTD MIDS - Winter 2020
```

```
immodule consiston(tappet clock, clear, clea
```

```
33 segdisp sgl(.locked(locked),
34 .alarm(alarm),
35 .Sh(Sh),
36 .SB(SB),
37 .Sc(SC),
38 .Su(SD),
39 .SE(SE),
40 .SF(SF),
41 .SG(SG));
42 endmodule

EC3057D MTDS - Winter 2020
```

