Synthesis of Digital Circuits

Logic Synthesis Verilog and VHDL started out as simulation languages, but soon programs were written to automatically convert Verilog code into low-level circuit descriptions (netlists). Verilog Synthesis Circuit netlist Synthesis Convert Verilog (or other HDL) descriptions to an implementation using technology-specific primitives: For FPGAs: LUTs, flip-flops, and RAM blocks For ASICs: standard cell gate and flip-flop libraries, and memory blocks

EC3057D MTDS - Winter 2020

Why Perform Logic Synthesis?

- 1. Automatically manages many details of the design process:
 - · Fewer bugs
 - · Improves productivity
- 2. Abstracts the design data (HDL description) from any particular implementation technology
 - Designs can be re-synthesized targeting different chip technologies; E.g.: first implement in FPGA then later in ASIC
- In some cases, leads to a more optimal design than could be achieved by manual means (e.g.: logic optimization)

Why Not Logic Synthesis?

1. May lead to less than optimal designs in some cases

EC3057D MTDS - Winter 2020

EC3057D MTDS - Winter 2020

How Does It Work?


- · Variety of general and ad-hoc (special case) methods:
 - Instantiation: maintains a library of primitive modules (AND, OR, etc.) and user defined modules
 - "Macro expansion"/substitution: a large set of language operators

 (+, -, Boolean operators, etc.) and constructs (if-else, case) expand into special circuits
 - Inference: special patterns are detected in the language description and treated specially (e.g.,: inferring memory blocks from variable declaration and read/write statements, FSM detection and generation from "always @ (posedge clk)" blocks)
 - Logic optimization: Boolean operations are grouped and optimized with logic minimization techniques
 - Structural reorganization: advanced techniques including sharing of operators, and retiming of circuits (moving FFs), and others

EC3057D MTDS - Winter 2020

Operators

- Logical operators map into primitive logic gates
- Arithmetic operators map into adders, subtractors, ...
 - Unsigned 2s complement
 - Model carry: target is one-bit wider than
- Watch out for *, %, and /
- Relational operators generate comparators
- Shifts by constant amount are just wire connections
- No logic involved
- Variable shift amounts a whole different story --- shifter
- Conditional expression generates logic or MUX



Synthesis vs. Compilation Compiler Levels of Representation Recognizes all possible constructs in a formally defined program language temp = v[k]; Translates them to a machine language representation of High Level Language Program (e.g., C) v[k] = v[k+1];61C v[k+1] = temp; Compiler execution process Synthesis Iw \$to, 0(\$2) Iw \$t1, 4(\$2) Language (e:g:,M(PS) Recognizes a target dependent subset of a hardware description sw\$t1, 0(\$2) sw\$t0, 4(\$2) Assembler language Maps to collection of concrete Iterative tool in the design flow

1

```
Simple Example

module foo (a,b,s0,s1,f);
input [3:0] a;
input [3:0] b;
input [3:0] f;
reg f;
always 8 (a or b or s0 or s1)
if (1s0 && s1 || s0) f=a; else f=b;
endmodule

• Should expand if-else into 4-hit wide multiplexer (a, b, f are 4-bit vectors) and optimize/minimize the control basic:

SO

BECORYDMIDS - Winter 2020

7
```

Procedural Assignments Verilog has two types of assignments within always blocks: Blocking procedural assignment "=" RHS is executed and assignment is completed before the next statement is executed; e.g., Assume A holds the value 1 _ A=2; B=A; A is left with 2, B with 2. Non-blocking procedural assignment *<=" RHS is executed and assignment teal" = A silent with 2, B with 2. RHS is executed and assignment teal the end of the current time step (not clock cycle); e.g., Assume A holds the value 1 _ A<=2; B<=A; A is left with 2, B with 1. Notion of "current time step" is tricky in synthesis, so to guarantee that your simulation matches the behavior of the synthesized circuit, follow these rules: i. Use blocking assignments to model combinational logic within an always block ii. Use non-blocking assignments to implement sequential logic iii. Do not mix blocking and non-blocking assignments in the same always block iv. Do not make assignments to the same variable from more than one always block

```
Combinational Logic

CL can be generated using:

1. Primitive gate instantiation:
   AND, OR, etc.

2. Continuous assignment (assign keyword), example:
   Module adder_8 (cout, sum, a, b, cin);
   output cout;
   output [7:0] sum;
   input [7:0] a, b;
   assign (cout, sum) = a + b + cin;
   endmodule

3. Always block:
   always 8 (event_expression)
   begin
   // procedural assignment statements, if statements,
   // case statements, while, repeat, and for loops.
   // Task and function calls
   end
```

VERILOG: Synthesis - Combinational Logic Combination logic function can be expressed as: logic_output(t) = f(logic_inputs(t)) logic_inputs(t) Rules Avoid technology dependent modeling; i.e. implement functionality, not timing. The combinational logic must not have feedback. Specify the output of a combinational behavior for all possible cases of its inputs. Logic that is not combinational will be synthesized as sequential.

Styles for Synthesizable Combinational Logic Synthesizable combinational can have following styles Netlist of gate instances and Verilog primitives (Fully structural) Combinational UDP (Some tools) Functions Continuous Assignments Behavioral statements Tasks without event or delay control Interconnected modules of the above

Synthesis of Combinational Logic — Gate Netlist • Synthesis tools further optimize a gate netlist specified in terms of Verilog primitives • Example: module or_nand_1 (enable, x1, x2, x3, x4, y); input enable, x1, x2, x3, x4; output y; wire w1, w2, w3; or (w1, x1, x2); or (w2, x3, x4); or (w3, x3, x4); // redundant nand (y, w1, w2, w3, enable); endmodule Post-synthesis

Synthesis of Combinational Logic – Gate Netlist (cont.)

- General Steps:
 - Logic gates are translated to Boolean equations.
 - The Boolean equations are optimized.
 - Optimized Boolean equations are covered by library gates.
 - Complex behavior that is modeled by gates is not mapped to complex library cells (e.g. adder, multiplier)
 - The user interface allows gate-level models to be preserved in synthesis.

EC3057D MTDS - Winter 2020

Synthesis of Combinational Logic — Continuous

Assignments
Example:

module or_nand_2 (enable, x1, x2, x3, x4, y);
input enable, x1, x2, x3, x4;
output y;
assign y = !(enable & (x1 | x2) & (x3 | x4));
endmodule

**Total Continuous

**Total Conti

```
Synthesis of Combinational Logic - Behavioral
Style
Example:
   module or_nand_3 (enable, x1, x2, x3, x4, y);
     input enable, x1, x2, x3, x4;
     output y;
     reg y;
     always @ (enable or x1 or x2 or x3 or x4)
      if (enable)
       y = !((x1 | x2) & (x3 | x4));
      else
       y = 1; // operand is a constant.
    endmodule
   Note: Inputs to the behavior must be included in the event control expression,
      otherwise a latch will be inferred.
                            EC3057D MTDS - Winter 2020
```

$Synthesis of Combinational Logic - Functions \\ Example: \\ module or_nand_4 (enable, x1, x2, x3, x4, y); \\ input enable, x1, x2, x3, x4; \\ output y; \\ assign y = or_nand(enable, x1, x2, x3, x4); \\ function or_nand; \\ input enable, x1, x2, x3, x4; \\ begin \\ or_nand = \neg (enable \& (x1 | x2) \& (x3 | x4)); \\ end \\ endfunction \\ endmodule \\ \\ EC3057DMTDS-Winter 2020 \\ \endmodule \\ \en$

```
Synthesis of Combinational Logic — Tasks

Example:

module or_nand_5 (enable, x1, x2, x3, x4, y);
input enable, x1, x2, x3, x4;
output y;
reg y;
always @ (enable or x1 or x2 or x3 or x4)
or_nand (enable, x1, x2, x3c, x4);

task or_nand;
input enable, x1, x2, x3, x4;
output y;
begin
y = !(enable & (x1 | x2) & (x3 | x4));
end
endtask
endmodule
```


Construct to Avoid for Combinational Synthesis


- · Edge-dependent event control
- · Multiple event controls within the same behavior
- · Named events
- · Feedback loops
- Procedural-continuous assignment containing event or delay control
- fork ... join blocks
- wait statements
- External disable statements
- Procedural loops with timing
- Data dependent loops
- Tasks with timing controls
- Sequential UDPs

EC3057D MTDS - Winter 2020

```
Synthesis of Multiplexors
   Conditional Operator
    module mux_4bits(y, a, b, c, d, sel);
     input [3:0] a, b, c, d;
     input [1:0] sel;
                                               a[3:0]
     output [3:0] y;
                                               b[3:0]
                                                                       y[3:0]
     assign y =
                                               c[3:0]
      (sel == 0) ? a:
                                               d[3:0]
      (sel == 1) ? b:
      (sel == 2) ? c:
      (sel == 3) ? d : 4bx;
                                                           sel[1:0]
    endmodule
                              EC3057D MTDS - Winter 2020
```


Synthesis of Multiplexors (cont.) **CASE Statement** module mux_4bits (y, a, b, c, d, sel); input [3:0] a, b, c, d; input [1:0] sel output [3:0] y; a[3:0] reg [3:0] y; always @ (a or b or c or d or sel) b[3:0] y[3:0] case (sel) c[3:0] 0: y = a; 1: y = b; 2: y = c; d[3:0] default: y = 4bx; sel[1:0] endcase endmodule






Unwanted Latches · Unintentional latches generally result from incomplete case statement or conditional branch Example: case statement always @ (sel_a or sel_b or data_a or data_b) case ({sel_a, sel_b}) 2'b10: y_out = data_a; 2'b01: y_out = data_b; Synthesis result endcase sel_b The latch is enabled by the "event or" of the cases under which assignment is explicitly made. e.g. ({sel_a, sel_b} == 2'b10) or $({sel}_a, sel}_b) = 2'b01)$


EC3057D MTDS - Winter 2020





Priority Logic When the branching of a conditional (if) is not mutually exclusive, or when the branches of a case statement are not mutually exclusive, the synthesis tool will create a priority structure. Example: module mux_4pri (y, a, b, c, d, sel_a, sel_b, sel_c); input a, b, c, d, sel_a, sel_b, sel_c; output y; always @ (sel_a or sel_b or sel_c or a or b or c or d) begin **if** (sel_a == 1) y = a; **else** sel_b = **if** (sel_b == 0) y = b; **else if** (sel_c == 1) y = c; **else** y = d;end endmodule EC3057D MTDS - Winter 2020





Registered Combinational Logic Combinational logic that is included in a synchronous behavior will be synthesized with registered output. Example: $$\label{eq:module_mux_reg} \begin{split} & \textbf{module} \ mux_reg \ (a,\,b,\,c,\,d,\,y,\,select,\,clock); \\ & \textbf{input} \ [7:0] \ a,\,b,\,c,\,d; \end{split}$$ output [7:0] y; input [1:0] select; reg [7:0] y; always @ (posedge clock) case (select) 0: y <= a; // non-blocking 1: y <= b; // same result with = 2: y <= c; 3: y <= d; default y <= 8'bx; endcase EC3057D MTDS - Winter 2020












```
Finite State Machines
module FSM1(clk.rst, enable, data in, data out);
input clk, rst, enable;
input data_in;
                                                · Style guidelines (some of these are
output data_out;
                                                    to get the right result, and some just
/* Defined state encoding;
this style preferred over 'defines */
                                                    for readability)

    Must have reset

parameter default=2'bxx;
parameter idle=2'b00;

    Use separate always blocks for

parameter read=2'b01;
                                                        sequential and combination logic
parameter write=2'b10;
                                                        parts
reg data_out;
reg [1:0] state, next_state;
                                                     - Represent states with defined
                                                        labels or enumerated types
/* always block for sequential logic */
always @(posedge clk)
if (rst) state <= idle;
else state <= next_state;
                             EC3057D MTDS - Winter 2020
                                                                                       33
```



Bottom-line Have the hardware design clear in your mind when you write the verilog Write the verilog to describe that HW If you are very clear, the synthesis tools are likely to figure it out

