Parameters and Generate Blocks

Objectives of this topic

- · Parameter declaration and use
- How to dynamically generate Verilog code

EC2057D Modelling and Testing of Digital Systems - Winter 2020

Parameters

- Similar to const in C
 - But can be overridden for each module at compile-time
- Syntax

parameter <const_id> = <value>;

- Gives flexibility
 Allows to customize the module
- Example:

parameter port_id = 5; parameter cache_line_width = 256; parameter bus_width = 8; parameter signed [15:0] WIDTH; wire [bus_width-1:0] bus;

EC3057D Modelling and Testing of Digital Systems - Winter 2020

Parameter Example

```
module hello_world;
  parameter id_num = 0;

initial
     $display("Displaying hello_world id number = %d", id_num);
endmodule

//define top-level module
module top;

defparam wl.id_num = 1, w2.id_num = 2;
hello_world w1();
hello_world w2();
endmodule
```

Better Coding Style

```
module hello_world;
parameter id_num = 0;
initial
    $display("Displaying hello_world id num = %d", id_num);
endmodule

module top;
defparam w1.id_num = 1,
    w2.id_num = 2;
hello_world w1();
hello_world w2();
endmodule
module top;

module top;
id_num);
endmodule

module top;
hello_world #(1) w1();
hello_world #(1);
hello_world #(1);
hello_world #(1);
hello_world #(1);
hello_world #(1) w1();
hello_world id_num(2)) w2();
endmodule
```

Parameters (cont'd)

• localparam keyword

EC3057D Modelling and Testing of Digital Systems - Winter 2020

Operations for HDL simulation

- · Compilation/Parsing
- Elaboration
 - Binding modules to instances
 - Build hierarchy
 - Compute parameter values
 - Resolve hierarchical names
 - Establish net connectivity
- Simulation

EC3057D Modelling and Testing of Digital Systems - Winter 2020

Generate Block

- Dynamically generate Verilog code at elaboration time
 - Usage:
 - Parameterized modules when the parameter value determines the module contents
 - Can generate
 - Modules
 - · User defined primitives
 - · Verilog gate primitives
 - Continuous assignments
 - initial and always blocks

EC2057D Modelling and Tacting of Digital Systems - Winter 2020

```
module bitwise_xor #(parameter N = 32)(output [N-1:0] out, input [N-1:0] i0, i1);

genvar j; // This variable does not exist during simulation

generate for (j=0; j<N; j=j+1) begin: xor_loop

//Generate the bit-wise Xor with a single loop

xor ql (out[j], i0[j], i1[j]);

end

endgenerate //end of the generate block

/* An alternate style using always blocks:
reg [N-1:0] out;
generate for (j=0; j<N; j=j+1) begin: bit

always @(i0[j] or i1[j]) out[j] = i0[j] ^ i1[j];
end

endgenerate

endmodule */
```

Nesting

- · Generate blocks can be nested
 - Nested loops cannot use the same genvar variable

Some System Tasks and Compiler Directives

Compiler Directives

- Instructions to the Compiler (not simulator)
- · General syntax: `<keyword>
- `define

 - similar to #define in C`<macro_name> to use the macro defined by `define
- Examples:

```
`define WORD_SIZE 32
`define S $stop
`define WORD_REG reg [31:0]
`WORD_REG a_32_bit_reg;
```

Compiler Directives (cont'd)

- - Undefine a macro
- Example:

undef BUS_WIDTH

- `include
 - Similar to #include in C
- Example:

```
`include header.v
```

<Verilog code in file design.v>

Compiler Directives (cont'd)

• `ifdef, `ifndef, `else, `elsif, and `endif.

```
ifdef TEST //compile module test only if macro TEST is defined
else //compile the module stimulus as default module stimulus;
endif //completion of 'ifdef directive
```

• System Tasks: standard routine operations provided by Verilog

- Displaying on screen, monitoring values, stopping and finishing simulation, etc.

System Tasks

• All start with \$

• Instructions for the simulator

System Tasks (cont'd)

• \$display: displays values of variables, strings, expressions.

```
$display(p1, p2, p3, ..., pn);
```

- p1, ..., pn can be quoted string, variable, or expression
- Adds a new-line after displaying pn by default
- Format specifiers:
 - %d, %b, %h, %o: display variable respectively in decimal, binary, hex, octal
 - %c, %s: display character, string
 - %e , %f , %g: display real variable in scientific, decimal, or whichever smaller notation
 - · %v: display strength
 - . %t: display in current time format
 - %m: display hierarchical name of this module

\$display examples

```
$display("Hello Verilog World!");
   Output: Hello Verilog World!
$display($time);
   Output: 230
reg [0:40] virtual_addr;
$display("At time %d virtual address is %h",
$time, virtual addr);
   Output: At time 200 virtual address is 1fe000001c
```

\$display examples (cont'd)

```
reg [4:0] port_id;
$display("ID of the port is %b", port_id);
   Output: ID of the port is 00101
reg [3:0] bus;
$display("Bus value is %b", bus);
   Output: Bus value is 10xx
$display("Hierarchical name of this module is %m");
   Output: Hierarchical name of this module is top.pl
$display("A \n multiline string with a %% sign.");
   Output: A multiline string with a % sign.
```

\$monitor System Task

• \$monitor: monitors signal(s) and displays them when their value changes

```
$monitor(p1, p2, p3, ..., pn);
```

- p1, ..., pn can be quoted string, variable, or signal names
- Format specifiers similar to \$display
- Continuously monitors the values of the specified variables or signals, and displays the entire list whenever any of them changes.
- \$monitor needs to be invoked only once (unlike \$display)
- Only one \$monitor (the latest one) can be active at any time
 - \$monitoroff to temporarily turn off monitoring
 - \$monitoron to turn monitoring on again

\$monitor Examples

```
$monitor($time, "Value of signals clock=%b,
      reset=%b", clock, reset);
initial
   clock=0;
   reset=1:
   #5 clock=1;
   #10 clock=0; reset=0;
- Output:
  0 value of signals clock=0, reset=1
  5 value of signals clock=1, reset=1
15 value of signals clock=0, reset=0
```

\$stop System Task

- \$stop: stops simulation
 - Simulation enters interactive mode
- Most useful for debugging
- \$finish: terminates simulation
- · Examples:

```
initial
begin
  clock=0;
  reset=1;
  #100 $stop;
  #900 $finish;
```

4

Useful System Tasks: File I/O

Useful Modeling Techniques

File Output and Closing

Opening a File - Opening a file - <file_handle> = \$fopen("<file_name>"); - <file_handle> is a 32 bit value, called multi-channel descriptor - Only 1 bit is set in each descriptor - Standard output has a descriptor of 1 (Channel 0) //Multichannel descriptor integer handle1, handle2, handle3; //integers are 32-bit values //standard output is open; descriptor = 32'h0000_0001 (bit 0 set) initial | beginted = \$fopen(*file1.out*); //handle1 = 32'h0000_0002 (bit 1 set) handle2 = \$fopen(*file1.out*); //handle2 = 32'h0000_0004 (bit 2 set) handle3 = \$fopen(*file3.out*); //handle3 = 32'h0000_0008 (bit 3 set) end

Writing to files - \$fdisplay, \$fmonitor, \$fstrobe - \$strobe, \$fstrobe • The same as \$display, \$fdisplay, but executed after all other statements schedule in the same simulation time

- Syntax:
 \$fdisplay(<handle>, p1, p2,..., pn);

• Closing files \$fclose(<handle>);

57D Modelling and Testing of Digital Systems - Winter 2020

Example: Simultaneously writing to multiple files

//All handles defined in Example 9-7
//Writing to files
integer descl, desc2, desc3; //three file descriptors
initial
begin
 desc1 = handle1 | 1; //bitwise or; desc1 = 32'h0000_0003
 Sfdimplay(desc1, "blmplay 1*); //write to files file1.out & stdout
 desc2 = handle2 | handle1; //desc2 = 32'h0000_0006
 Sfdimplay(desc2, "bimplay 2*); //write to files file1.out & file2.out
 desc3 = handle3; //desc3 = 32'h0000_0008
 Sfdimplay(desc3, "blmplay 3*); //write to file file3.out only
end

Random Number Generation

• Syntax:

\$random; \$random(<seed>);

• Returns a 32 bit random value

```
//Generate random numbers and apply them to a simple NOM mobile test; integer __meed; reg [31:0] addr://imput to NOM sixe [31:0] addr://output from NOM sixe [31:0] addr: % [31:0] ad
```

Useful System Tasks Initializing Memory from File

• Keywords:

- \$readmemb, \$readmemh

- Used to initialize memory (reg [3:0] mem[0:1023])
- Syntax:

\$readmemb("<file_name>", <memory_name>);
\$readmemb("\file_name>", \memory_name>, <start_addr>);
\$readmemb("\file_name>", \memory_name>, <start_addr>);
<finish_addr>);

• The same syntax for \$readmemh

EC3057D Modelling and Testing of Digital Systems - Winter 2020

