Designing With Programmable Logic Devices

Programmable Logic Devices

Programmable Logic Device (PLD) is an integrated circuit with internal logic gates and/or connections that can in some way be changed by a programming process.

Examples:

- PROM
- Programmable Logic Array (PLA)
- · Programmable Array Logic (PAL) device Complex Programmable Logic Device (CPLD)
- · Field-Programmable Gate Array (FPGA)

A PLD's function is not fixed

· Can be programmed to perform different functions

Why PLDS?

Fact:

· It is most economical to produce an IC in large volumes

- · Many situations require only small volumes of ICs
- · Many situations require changes to be done in the field, e.g. Firmware of a product under development

A programmable logic device can be:

- · Produced in large volumes
- · Programmed to implement many different low-volume design

PLD


- · Programmable logic technology advances rapidly, and manufacturers are continually offering devices with increased capabilities and speeds.
- · Major players in PLDs
 - Altera
 - Atmel
 - Cypress
 - Lattice
 - QuickLogic
 - Xilinx

PLD

- PLDs are an alternative to custom ASICs.
- A PLD consists of general-purpose logic resources that can be connected in many permutations according to an engineer's logic design.
- The main benefit of PLD technology is that a design can be rapidly loaded into a PLD, bypassing the time consuming and expensive custom IC development process.

PLD

- · Disadvantage of PLDs
 - The penalty paid for the hidden logic that implements the programmable connectivity between logic gates.
 - · higher unit cost
 - slower speeds
 - · increased power consumption




PLD Hardware Programming Technologies

- In the Factory Cannot be erased/reprogrammed by user
 - Mask programming (changing the VLSI mask) during manufacturing
- · Programmable only once
 - Fuse
 - Anti-fuse
- Reprogrammable (Erased & Programmed many times)
 - · Volatile Programming lost if chip power lost
 - · Single-bit storage element
 - · Non-Volatile Programming survives power loss
 - UV Erasable
 - · Electrically Erasable
 - Flash (as in Flash Memory)

EC3057D MTDS - Winter 202

Used symbol in PLD Multi-input OR gate Conventional symbol Most PLD technologies have gates with very high fan-in Fuse map: graphic representation of the selected connections



Read-Only Memory (ROM)


• ROM: A device in which "permanent" binary information is stored using a special device (programmer)

 $\begin{array}{c}
\text{k inputs} \\
\text{(address)}
\end{array}$ $\begin{array}{c}
2^k \times n \text{ ROM} \\
\end{array}$ $\begin{array}{c}
\text{n outputs} \\
\text{(data)}
\end{array}$


- k inputs (address) → 2^k words each of size n bits (data)
- ROM DOES NOT have a write operation → ROM DOES NOT have data inputs

Word: group of bits stored in one location

p of bits stored in one iscarion



Programming a ROM



- · Every ONE in truth table specifies a closed circuit
- · Every ZERO in truth table specifies an OPEN circuit
- Example: At address $00011 \rightarrow$ The word 10110010 is stored

Combinational Circuit Implementation with ROM

- ROM = Decoder + OR gates
- Implementation of a combinational circuit is easy
 - Store the truth table by programming the ROM
- Only need to provide the truth table


EC3057D MTDS - Winter 2020

Example 1

Example: Design a combinational circuit using ROM. The circuit accepts a 3-bit number and generates an output binary number equal to the square of the number.

Solution: Derive truth table:

Inputs			Outputs						
A2	A1	A0	B5	B4	В3	B2	B1	B0	SQ
0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	1	1
0	1	0	0	0	0	1	0	0	4
0	1	1	0	0	1	0	0	1	9
1	0	0	0	1	0	0	0	0	16
1	0	1	0	1	1	0	0	1	25
1	1	0	1	0	0	1	0	0	36
1	1	1	1	1	0	0	0	1	49



Example 2

<u>Problem</u>: Tabulate the truth for an 8 X 4 ROM that implements the following four Boolean functions:

 $\begin{aligned} & \mathbf{A}(\mathbf{X},\mathbf{Y},\!\mathbf{Z}) = \Sigma m(3,6,7); \, \mathbf{B}(\mathbf{X},\mathbf{Y},\!\mathbf{Z}) = \Sigma m(0,1,4,5,6) \\ & \mathbf{C}(\mathbf{X},\mathbf{Y},\!\mathbf{Z}) = \Sigma m(2,3,4); \, \mathbf{D}(\mathbf{X},\mathbf{Y},\!\mathbf{Z}) = \Sigma m(2,3,4,7) \end{aligned}$

 $\begin{array}{c} X \longrightarrow \\ Y \longrightarrow \\ Z \longrightarrow \end{array}$

→ C

Solution:

ion:

EC3057D MTDS - Winter 2020

Example 2

<u>Problem</u>: Tabulate the truth for an 8 X 4 ROM that implements the following four Boolean functions:


From Boolean functions. $A(X,Y,Z) = \Sigma m(3,6,7); B(X,Y,Z) = \Sigma m(0,1,4,5,6)$ $C(X,Y,Z) = \Sigma m(2,3,4); D(X,Y,Z) = \Sigma m(2,3,4,7)$



Solution:




3



- sequential circuit = combinational circuit + memory
- Combinational part can be built with a ROM as shown previously
 - Number of address lines = No. of FF + No. of inputs
 - Number of outputs = No. of FF + No. of outputs

EC3057D MTDS - Winter 2020



Types of ROMs

- · A ROM programmed in four different ways:
- ROM: Mask Programming
- By a semiconductor company
- PROM (Programmable ROM)
 - User can blow/connect fuses with a special programming device (PROM programmer)
 - · Only programmed once!
- EPROM (Erasable PROM)
 - Can be erased using Ultraviolet Light
- Electrically Erasable PROM (EEPROM or E²PROM)
 - Like an EPROM, but erased with electrical signal

EC3057D MTDS - Winter 202

Programmable Logic Array

- A Programmable Logic Array (PLA) performs the same basic function as the ROM.
- A PLA with n inputs and m outputs can realize
 - m functions
 - of *n variables*
- · A PLA consists of
 - An AND array to realize product terms
 - An OR array to realize the output functions
- Thus, a PLA implements SOP expressions.

PLA Basic Structure

PLA


AND
Array


OR
Array

Array

k Word Lines

m Output Lines






PAL

- The Programmable Array Logic (PAL) is a special case of the PLA
 - AND array is programmable
 - OR array is fixed
- A PAL is less expensive than the more general PLA.

BC3057D MTDS - Winter 2020

Building Logic Functions with PLA In the second Miles - News 2000 27





Programmable Array Logic (PAL) • Fixed OR array and programmable AND array • Opposite of ROM • Feed back is used to support more product terms • AND output can not be shared here! Example: • 4 inputs/4 outputs with fixed 3-input OR gates • We ABC' + A' B' C D' • X = ? • Y = ? • Z = ?


CPLD

- A Complex Programmable Logic Device integrates many PLAs (or PALs) onto a single chip.
- In addition to the individual PLAs (or PALs) being programmable, the interconnection between these components is also programmable.
- · A small digital system can be realized using
 - A single CPLD
 - Necessary memory elements (i.e. flip-flops)

057D MTDS – Winter 2020







FPGA

What is an FPGA?

- Field Programmable Gate Arrays
- Field programmability is achieved through switches (Transistors are controlled by memory elements or fuses)
- · Switches control the following aspects
 - Interconnection among wire segments
 - Configuration of logic blocks


Why FPGAs?

- By the early 1980's most of the logic circuits in typical systems where absorbed by a handful of standard large scale integrated circuits (LSI).
 - Microprocessors, bus/IO controllers, system timers,.....
- Every system still had the need for random "glue logic" to help connect the large ICs:
 - generating global control signals (for resets etc.)
 - data formatting (serial to parallel, multiplexing, etc.)

BC3057D MTDS - Winter 2020

Why FPGAs?

 Systems had a few LSI components and lots of small low density SSI (small scale IC) and MSI (medium scale IC) components.



EC3057D MTDS - Winter 2020

Why FPGAs?

- Custom ICs where sometimes designed to replace the large amount of glue logic:
 - reduced system complexity and manufacturing cost, improved performance.
 - However, custom ICs are relatively very expensive to develop, and delay in introduction of product to market (time to market) because of increased design time.
- Note: need to worry about two kinds of costs:
 - cost of development, sometimes called non-recurring engineering (NRE)
 - · cost of manufacture

.....

Why FPGAs?

- Therefore the custom IC approach was only viable for products with very high volume (where NRE could be amortized), and which were not time to market sensitive.
- FPGAs were introduced as an alternative to custom ICs for implementing glue logic:
 - improved density relative to discrete SSI/MSI components (within around 10x of custom ICs)
 - with the aid of computer aided design (CAD) tools circuits could be implemented in a short amount of time (no physical layout process, no mask making, no IC manufacturing)

EC3057D MTDS - Winter 2020


Two competing implementation approaches

ASIC Application Specific Integrated Circuit


- designed all the way from behavioral description to physical layout
- designs must be sent for expensive and time consuming fabrication in semiconductor foundry


FPGA Field Programmable Gate Array


- no physical layout design; design ends with a bitstream used to configure
- a device
 bought off the shelf and reconfigured by designers themselves




Comparison Summary Unit performance **NREs** cost TTM **FPGA** ASIC **ASIC ASIC FPGA FPGA MICRO FPGA** MICRO **MICRO ASIC MICRO**









Classification of FPGAs

- · Families of FPGA's differ in:
 - physical means of implementing user programmability,
 - Granularity
 - how logic is organised

I. Based on physical means of implementing user programmability
Can be classified into three categories:


SRAM based
Fuse based
EPROM/EEPROM/Flash based

CTD MITTING Militaries 2000


SRAM Programming Technology

- Employs SRAM (Static RAM) cells to control pass transistors and/or transmission gates
- SRAM cells control the configuration of logic block as well
- · Volatile
 - > Needs an external storage
 - Needs a power-on configuration mechanism
 - ➤ In-circuit re-programmable
- · Lesser configuration time
- · Occupies relatively larger area

EC3057D MTDS - Winter 2020



Anti-fuse Programming Technology



- Though implementation differ, all anti-fuse programming elements share common property
 - Uses materials which normally resides in high impedance state
 - But can be fused irreversibly into low impedance state by applying high voltage
- OTP devices
- Fuse blown = connection established

Anti-fuse Programming Technology

- Very low ON Resistance (Faster implementation of circuits)
- Limited size of anti-fuse elements; Interconnects occupy relatively lesser area
 - Offset: Larger transistors needed for programming
- · One Time Programmable
 - Cannot be re-programmed (Design changes are not possible)
 - Retain configuration after power off

Antifuse FPGAs

Advantages

- Highest density a mere cross point 10X the density of SRAM .
- Lowest switch resistance 25 Ohms
- Very low capacitance 1 fF per node.- approaching the metal line capacitance
- non- volatile
- Nearly impossible to reverse engineer
- · Radiation hard Space appns -
- Live within 1 millisecond of the power supply reaching spec voltage
- Software is easy to place and route.

Disadvantages

- Requires programmer
- Requires a socket a problem for devices with > 200 pins
- Requires one to two transistors per wire for programming
- Some antifuse defects not testable until programming

EC3057D MTDS - Winter 200

EPROM, EEPROM or Flash Based Programming Technology



- EPROM Programming Technology
 - Two gates: Floating and Select
 - Normal mode:
 - · No charge on floating gate
 - · Transistor behaves as normal n-channel transistor
 - Floating gate charged by applying high voltage
 - Threshold of transistor (as seen by gate) increases
 - · Transistor turned off permanently
 - Re-programmable by exposing to UV radiation

FPGA Comparison

	SRAM	Antifuse	Flash	EPROM
Speed	Worst	Best	Worst	Medium
Power	Varies	Near Best	Best	Worst
Density	Medium	Second	Best	Worst
Radiation	Worst	Best	Medium	Medium
Routing Cell size	1	1/10	1/7	1/-5-
Reprogrammable	Yes	No	Yes	Yes

BC3057D MTDS - Winter 202

Classification of FPGAs

II. Based on Granularity


1. Coarse Grained (SRAM Based) - e.g. Altera, Xilinx

- · Large complex logic blocks
- · Dedicated functions, fast carry etc.
- Re-programmable
- Unpredictable propagation delays

2. Fine Grained (Antifuse Based) - e.g. Actel

- · Sea of small logic blocks
- · Predictable propagation delays
- · High performance timing
- One time programmable (OTP)


EC3057D MTDS - Winter 2020





Classification of FPGAs

- FPGAs are also classified based on how the logic blocks are implemented.
 - MUX based
 - LUT based


EC2057D MITTIS Winter 2020







Idealized FPGA Logic Block



- look up table (LUT) implements combinational logic
- Register for sequential circuits
- Additional logic (not shown):
 - Carry logic for arithmetic functions
 - Expansion logic for functions requiring more than 4 inputs

EC3057D MTDS - Winter 2020

LUT Implementation

- n-bit LUT is implemented as a 2ⁿ x 1 memory:
 - inputs choose one of 2ⁿ memory locations.
 - memory locations are normally loaded with values from user's configuration bit stream.
 - Inputs to mux control are the Configurable Logic Block (CLB) inputs.
- Result is a general purpose "logic gate".
 - - n-LUT can implement any function of n inputs!


BC3057D MTDS - Winter 20

An Example

• Modulo-4 counter: Specification

> Modulo-4 counter: Logic Implementation

| Note the part of the pa



Commercially Available Devices

- · Architecture differs from vendor to vendor
- · Characterized by
 - Structure and content of logic block
 - Structure and content of routing resources


DOWNER AND WALL AND


Classification of PLDs


Actel	ProASIC, Axcelerator, SX-A, SX, MX, eX
Altera	Excalibur, Stratix, APEX 20K, Cyclone, FLEX 10K, MAX 3000A, MAX 7000
Atmel	AT40K, AT6000, 22V10, 1500
Cypress	Ultra37000, Delta39K, FLASH370i, MAX340, Quantum38K
Lattice	ORCA, ispXPGA, ispXPLD, ispMACH, ispGDX
Quicklogic	QuickMIPS, Eclipse, pASIC
Xilinx	Virtex, Spartan, XC9500, CoolRunner, microBLAZE

BC3057D MTDS - Winter 2020

Xilinx family of FPGAs Artix 7 Kintex 7 Virtex 7 Virtex 6 Virtex 5 Virtex IIV Virtex II Pro Virtex II Spartan 3 (1.2V) Spartan 2E (1.8V) Spartan 2L (3.3V) XC4000 XC3000 XC2000











Xilinx 3000 series FPGAs


- · Consists of an array of
 - Internal configuration memory cells
 - 64 Configurable Logic Blocks (CLBs) and
 - 64 Input-Output interface blocks(I/O Blocks)









































Xilinx Virtex FPGAs Table 1: Virtex Field-Programmable Gate Array Family Members Maximum Available I/O Block RAM Bits Maximum SelectRAM+™ Bits CLB Array System Gates Logic Cells 57,906 16x24 1.728 32,768 24,576 108,904 180 XCV100 2,700 40,960 38,400 164.674 49.152 XCV150 24x36 3.888 XCV200 236,666 28x42 5,292 284 57,344 75,264 XCV300 322,970 32x48 65,536 98,304 XCV400 468,252 40x60 10,800 81,920 153,600 48x72 15,552 98,304 131,072



