

Designing With Programmable Logic Devices

Programmable Logic Devices

Programmable Logic Device (PLD) is an integrated circuit with internal logic gates and/or connections that can in some way be changed by a programming process.

Examples:

- PROM
- Programmable Logic Array (PLA)
- Programmable Array Logic (PAL) device
- Complex Programmable Logic Device (CPLD)
- Field-Programmable Gate Array (FPGA)

A PLD's function is not fixed

- Can be programmed to perform different functions

EECS670 MITES – Winter 2020

2

Why PLDS?

Fact:

- It is most economical to produce an IC in large volumes

But:

- Many situations require only small volumes of ICs
- Many situations require changes to be done in the field, e.g. Firmware of a product under development

A programmable logic device can be:

- Produced in large volumes
- Programmed to implement many different low-volume design

EECS670 MITES – Winter 2020

3

PLD

- Programmable logic technology advances rapidly, and manufacturers are continually offering devices with increased capabilities and speeds.
- Major players in PLDs
 - Altera
 - Atmel
 - Cypress
 - Lattice
 - QuickLogic
 - Xilinx

EECS670 MITES – Winter 2020

4

PLD

- PLDs are an alternative to custom ASICs.
- A PLD consists of general-purpose logic resources that can be connected in many permutations according to an engineer's logic design.
- The main benefit of PLD technology is that a design can be rapidly loaded into a PLD, bypassing the time consuming and expensive custom IC development process.

EECS670 MITES – Winter 2020

5


PLD

- Disadvantage of PLDs
 - The penalty paid for the hidden logic that implements the programmable connectivity between logic gates.
 - higher unit cost
 - slower speeds
 - increased power consumption

EECS670 MITES – Winter 2020

6

PLD vs. ASIC



EC367D MTDS - Winter 2020

7


PLD Hardware Programming Technologies

- In the Factory - Cannot be erased/reprogrammed by user
 - Mask programming (changing the VLSI mask) during manufacturing
- Programmable only once
 - Fuse
 - Anti-fuse
- Reprogrammable (Erased & Programmed many times)
 - Volatile - Programming lost if chip power lost
 - Single-bit storage element
 - Non-Volatile - Programming survives power loss
 - UV Erasable
 - Electrically Erasable
 - Flash (as in Flash Memory)

EC367D MTDS - Winter 2020

8

Used symbol in PLD




- Most PLD technologies have gates with very high fan-in
- Fuse map: graphic representation of the selected connections

EC367D MTDS - Winter 2020

9

Programmable Logic Devices (PLDs)

All use AND-OR structure- differ in which is programmable



EC367D MTDS - Winter 2020

10

Read-Only Memory (ROM)

- **ROM:** A device in which “permanent” binary information is stored using a special device (programmer)



- k inputs (address) → 2^k words each of size n bits (data)
- ROM DOES NOT have a write operation → ROM DOES NOT have data inputs


Word: group of bits stored in one location

EC367D MTDS - Winter 2020

11

ROM Internal Logic


- The decoder stage produces ALL possible minterms
- 32 Words of 8 bits each
- 5 input lines (address)
- Each OR gate has a 32 input
- A contact can be made using fuse/anti-fuse



EC367D MTDS - Winter 2020

12

Sequential Circuit Implementation with ROM



- sequential circuit = combinational circuit + memory
- Combinational part can be built with a ROM as shown previously
 - Number of address lines = No. of FF + No. of inputs
 - Number of outputs = No. of FF + No. of outputs

EC367D MITES - Winter 2020


19

Example

Example: Design a sequential circuit whose state table is given, using a ROM and a register.

State Table						
Present State	Input		Next State		Output	
Q_1	Q_0	X	Q_1^+	Q_0^+	Y	
0	0	0	0	0	0	
0	0	1	0	1	0	
1	0	0	0	1	0	
1	0	1	0	0	1	
0	1	0	1	0	0	
0	1	1	0	1	0	
1	1	0	1	1	0	
1	1	1	0	0	1	

We need a 8x3 ROM (why?)
3 address lines and 3 data lines



EC367D MITES - Winter 2020

20

Types of ROMs

- A ROM programmed in four different ways:
- ROM: Mask Programming
 - By a semiconductor company
- PROM (Programmable ROM)
 - User can blow/connect fuses with a special programming device (PROM programmer)
 - Only programmed once!
- EPROM (Erasable PROM)
 - Can be erased using Ultraviolet Light
- Electrically Erasable PROM (EEPROM or E²PROM)
 - Like an EPROM, but erased with electrical signal

EC367D MITES - Winter 2020

21


Programmable Logic Array

- A Programmable Logic Array (PLA) performs the same basic function as the ROM.
- A PLA with n inputs and m outputs can realize
 - m functions
 - of n variables
- A PLA consists of
 - An AND array to realize product terms
 - An OR array to realize the output functions
- Thus, a PLA implements SOP expressions.

EC367D MITES - Winter 2020

22


PLA Basic Structure



EC367D MITES - Winter 2020

23

Building Logic Functions with PLA



EC367D MITES - Winter 2020


24

Programmable Logic Array (PLA)

- AND array and OR array are programmable
- XOR is available to complement an output if needed

Example:

- 3 inputs/2 outputs
- $F_1 = A B' + A C + A' B C'$
- $F_2 = (AC + BC)'$



EC367D MITS - Winter 2020

25


PAL

- The Programmable Array Logic (PAL) is a special case of the PLA
 - AND array is programmable
 - OR array is fixed
- A PAL is less expensive than the more general PLA.

EC367D MITS - Winter 2020

26


Building Logic Functions with PLA



EC367D MITS - Winter 2020

27

Full adder using PAL



EC367D MITS - Winter 2020


28

Programmable Array Logic (PAL)

- Fixed OR array and programmable AND array
 - Opposite of ROM
- Feed back is used to support more product terms
- AND output can not be shared here!

Example:

- 4 inputs/4 outputs with fixed 3-input OR gates
- $W = A B C' + A' B' C D'$
- $X = ?$
- $Y = ?$
- $Z = ?$



EC367D MITS - Winter 2020

29


CPLD

- A Complex Programmable Logic Device integrates many PLAs (or PALs) onto a single chip.
- In addition to the individual PLAs (or PALs) being programmable, the interconnection between these components is also programmable.
- A small digital system can be realized using
 - A single CPLD
 - Necessary memory elements (i.e. flip-flops)

EC367D MITS - Winter 2020

30

CPLD Architecture




The CPLD is an array of PAL-like devices, interconnected by a switch matrix.

EC307D0 MITDS - Winter 2020

31

CPLD




Architecture of the Xilinx XCR3064XL CPLD

(Figure based on figures and text created by Xilinx, Inc., Courtesy of Xilinx, Inc. © Xilinx, Inc. 1999-2005. All rights reserved.)

EC307D0 MITDS - Winter 2020

32

CPLD



CPLD Function Block and Macrocell
(A Simplified Version of XCR3064XL)

EC307D0 MITDS - Winter 2020

33

FPGA

What is an FPGA?

- **F**ield **P**rogrammable **G**ate **A**rrays
- Field programmability is achieved through switches (Transistors are controlled by memory elements or fuses)
- Switches control the following aspects
 - Interconnection among wire segments
 - Configuration of logic blocks

EC307D0 MITDS - Winter 2020

35

Why FPGAs?


- By the early 1980's most of the logic circuits in typical systems were absorbed by a handful of standard large scale integrated circuits (LSI).
 - Microprocessors, bus/I/O controllers, system timers,.....
- Every system still had the need for random "glue logic" to help connect the large ICs:
 - generating global control signals (for resets etc.)
 - data formatting (serial to parallel, multiplexing, etc.)

EC307D0 MITDS - Winter 2020

36

Why FPGAs?

- Systems had a few LSI components and lots of small low density SSI (small scale IC) and MSI (medium scale IC) components.



EC-307D MITES - Winter 2020

37

Why FPGAs?

- Custom ICs where sometimes designed to replace the large amount of glue logic:
 - reduced system complexity and manufacturing cost, improved performance.
- However, custom ICs are relatively very expensive to develop, and delay in introduction of product to market (time to market) because of increased design time.
- Note: need to worry about two kinds of costs:
 - cost of development, sometimes called non-recurring engineering (NRE)
 - cost of manufacture

EC-307D MITES - Winter 2020

38

Why FPGAs?

- Therefore the custom IC approach was only viable for products with very high volume (where NRE could be amortized), and which were not time to market sensitive.
- FPGAs were introduced as an alternative to custom ICs for implementing glue logic:
 - improved density relative to discrete SSI/MSI components (within around 10x of custom ICs)
 - with the aid of computer aided design (CAD) tools circuits could be implemented in a short amount of time (no physical layout process, no mask making, no IC manufacturing)

EC-307D MITES - Winter 2020

39

Two competing implementation approaches

ASIC Application Specific Integrated Circuit

- designed all the way from behavioral description to **physical layout**
- designs must be sent for expensive and time consuming **fabrication** in semiconductor foundry

FPGA Field Programmable Gate Array

- no physical layout design; design ends with a **bitstream** used to configure a device
- bought **off the shelf** and reconfigured by designers themselves

EC-307D MITES - Winter 2020

40

FPGAs vs ASICs

ASICs

High performance

Low power

Low cost (but only in high volumes)

FPGAs

Off-the-shelf

Low development costs

Short time to the market

Reconfigurability

EC-307D MITES - Winter 2020

41

Comparison


- Summary

	performance	NREs	Unit cost	TTM
↑	ASIC FPGA MICRO	ASIC FPGA MICRO	FPGA MICRO ASIC	ASIC FPGA MICRO

EC-307D MITES - Winter 2020

42


FPGA Design process



EC-807D MTDS - Winter 2020

43


FPGA Design process (contd.)



EC-807D MTDS - Winter 2020

44

Design Steps Involved in Designing With FPGAs



EC-807D MTDS - Winter 2020


45

FPGA - Generic Structure

FPGA building blocks

■ Logic block ■ Interconnection switches

- **Programmable logic blocks**
Implement combinational and sequential logic
- **Programmable interconnect**
Wires to connect inputs and outputs to logic blocks
- **Programmable I/O blocks**
Special logic blocks at the periphery of device for external connections



EC-807D MTDS - Winter 2020

46

Classification of FPGAs

- Families of FPGA's differ in:
 - physical means of implementing user programmability,
 - Granularity
 - how logic is organised

EC-807D MTDS - Winter 2020

47

I. Based on physical means of implementing user programmability


- Can be classified into three categories:
 - SRAM based
 - Fuse based
 - EPROM/EEPROM/Flash based

EC-807D MTDS - Winter 2020

48

SRAM Programming Technology


- Employs SRAM (Static RAM) cells to control pass transistors and/or transmission gates
- SRAM cells control the configuration of logic block as well
- Volatile
 - Needs an external storage
 - Needs a power-on configuration mechanism
 - In-circuit re-programmable
- Lesser configuration time
- Occupies relatively larger area



EC-307D MITES - Winter 2020

49

Anti-fuse Programming Technology



- Though implementation differ, all anti-fuse programming elements share common property
 - Uses materials which normally resides in high impedance state
 - But can be fused irreversibly into low impedance state by applying high voltage
- OTP devices
- Fuse blown = connection established

EC-307D MITES - Winter 2020

50

Anti-fuse Programming Technology

- Very low ON Resistance (Faster implementation of circuits)
- Limited size of anti-fuse elements; Interconnects occupy relatively lesser area
 - Offset : Larger transistors needed for programming
- One Time Programmable
 - Cannot be re-programmed (Design changes are not possible)
 - Retain configuration after power off

EC-307D MITES - Winter 2020

51

Antifuse FPGAs

Advantages

- Highest density - a mere cross point - 10X the density of SRAM
- Lowest switch resistance - 25 Ohms
- Very low capacitance 1 fF per node.- approaching the metal line capacitance
- non- volatile
- Nearly impossible to reverse engineer
- Radiation hard - Space apps -
- Live within 1 millisecond of the power supply reaching spec voltage
- Software is easy to place and route


Disadvantages

- Requires programmer
- Requires a socket - a problem for devices with > 200 pins
- Requires one to two transistors per wire for programming
- Some antifuse defects not testable until programming

EC-307D MITES - Winter 2020

52

EPROM, EEPROM or Flash Based Programming Technology



- EPROM Programming Technology
 - Two gates: Floating and Select
 - Normal mode:
 - No charge on floating gate
 - Transistor behaves as normal n-channel transistor
 - Floating gate charged by applying high voltage
 - Threshold of transistor (as seen by gate) increases
 - Transistor turned off permanently
 - Re-programmable by exposing to UV radiation

EC-307D MITES - Winter 2020

53

FPGA Comparison

	SRAM	Antifuse	Flash	EPROM
Speed	Worst	Best	Worst	Medium
Power	Varies	Near Best	Best	Worst
Density	Medium	Second	Best	Worst
Radiation	Worst	Best	Medium	Medium
Routing Cell size	1	1/10	1/7	1/-5-
Reprogrammable	Yes	No	Yes	Yes

EC-307D MITES - Winter 2020

54

Classification of FPGAs

II. Based on Granularity

1. Coarse Grained (SRAM Based) - e.g. Altera, Xilinx

- Large complex logic blocks
- Dedicated functions, fast carry etc.
- Re-programmable
- Unpredictable propagation delays

2. Fine Grained (Antifuse Based) - e.g. Actel


- Sea of small logic blocks
- Predictable propagation delays
- High performance timing
- One time programmable (OTP)

EC367D0 MITES - Winter 2020

55

Classification of FPGAs

III. Based on how logic is organised



EC367D0 MITES - Winter 2020

56


Classification of FPGAs

- FPGAs are also classified based on how the logic blocks are implemented.
 - MUX based
 - LUT based

EC367D0 MITES - Winter 2020

57


MUX Implementation



EC367D0 MITES - Winter 2020

58

LUT Implementation



EC367D0 MITES - Winter 2020

59

Manufacturers are already specialised!

Different companies make different types of FPGAs!

Company	Architecture	Logic Block	Technology
Xilinx	Symetric matrix	Look up table	SRAM
Actel	Row based	Multiplexer	anti-fuse
Plessey	Sea of gates	NAND	SRAM
Quick Logic	Symetric matrix	Multiplexer	anti-fuse
Concurrent	Sea of gates	Multiplexers and gates	SRAM
Crosspoint	Row based	Transistors and multiplexers	anti-fuse

Requirement to programmable element

✓ Small R_{on} and large R_{off}

Small area

✓ Small parasitic capacitance
Standard CMOS process

EC367D0 MITES - Winter 2020

60

Xilinx family of FPGAs

Artix 7
 Kintex 7
 Virtex 7
 Virtex 6
 Virtex 5
 Virtex IV
 Virtex II Pro
 Virtex II
 Spartan 3 (1.2V)
 Spartan 2E (1.8V)
 Spartan 2 (2.5V)
 Spartan XL (3.3V)
 XC4000
 XC3000
 XC2000

EC-307D0 MTDIS - Winter 2020

67


FPGA Comparison Table

Features	Artix-7	Kintex-7	Virtex-7	Spartan-6	Virtex-6
Logic Cells	352,000	480,000	2,000,000	150,000	790,000
BlockRAM	19Mb	34Mb	85Mb	4.8Mb	38Mb
DSP Slices	1,040	1,920	5,280	180	2,016
DSP Performance (symmetric FIR)	1,129OMACS	2,450OMACS	6,737OMACS	140OMACS	2,419OMACS
Transceiver Count	16	32	96	8	72
Transceiver Speed	6.60Gbps	12.50Gbps	28.05Gbps	3.20Gbps	11.18Gbps
Total Transceiver Bandwidth (full duplex)	211 Gb/s	800 Gb/s	2,784 Gb/s	50 Gb/s	536 Gb/s
Memory Interface (DDR3)	1,066Mb/s	1,866Mb/s	1,866Mb/s	800Mb/s	1,066Mb/s
PCI Express® Interface	Gen2x4	Gen2x8	Gen3x8	Gen1x1	Gen2x8
Agile Mixed Signal (AMS)/ADC	Yes	Yes	Yes		Yes
Configuration AES	Yes	Yes	Yes	Yes	Yes
I/O Pins	600	500	1,200	576	1,200
I/O Voltage	1.2V, 1.35V, 1.5V, 1.8V, 2.5V, 3.3V	1.2V, 1.35V, 1.5V, 1.8V, 2.5V, 3.3V	1.2V, 1.35V, 1.5V, 1.8V, 2.5V, 3.3V	1.2V, 1.5V, 1.8V, 2.5V, 3.3V	1.2V, 1.5V, 1.8V, 2.5V
EasyPath Cost Reduction Solution	-	-	Yes	-	Yes

EC-307D0 MTDIS - Winter 2020

68

General Architecture of Xilinx FPGAs




Xilinx calls the logic cells as CLBs

EC-307D0 MTDIS - Winter 2020

69

Layout of Part of a Programmable Logic Cell Array



EC-307D0 MTDIS - Winter 2020

70


Xilinx 3000 series FPGAs

- Consists of an array of
 - Internal configuration memory cells
 - 64 Configurable Logic Blocks (CLBs) and
 - 64 Input-Output interface blocks(I/O Blocks)

EC-307D0 MTDIS - Winter 2020

71


Internal configuration memory cells



EC-307D0 MTDIS - Winter 2020

72


Xilinx 3000 series Logic Cell



EC367D MITS - Winter 2020

73


Combinatorial Logic Options



EC367D MITS - Winter 2020

74


Flip-flops with Clock Enable



EC367D MITS - Winter 2020

75

Parallel Adder-Subtractor Logic Cell




$$F = \text{sum} = a_i + b_i = a_i \oplus (b_i \oplus \text{Su}) \oplus c_i$$

$$G = c_{i+1} = \text{carry out} = a_i c_i + (a_i + c_i)(b_i \oplus \text{Su})$$

EC367D MITS - Winter 2020

76


Signal Paths Within Adder-Subtractor Logic Cell



EC367D MITS - Winter 2020

77


Xilinx 3000 Series I/O Block



EC367D MITS - Winter 2020

78


General-purpose Interconnects



EC-307D MTD5 - Winter 2020

79

Direct Interconnects Between Adjacent CLBs




EC-307D MTD5 - Winter 2020

80

Programmable Switch Matrix


programmable switch element



EC-307D MTD5 - Winter 2020

81

Package Marking




DS312-1_06_102905

Spartan-3E QFP Package Marking Example

EC-307D MTD5 - Winter 2020

82

Package Marking



DS312-1_02_090105

Spartan-3E BGA Package Marking Example

EC-307D MTD5 - Winter 2020

83

Spartan-3E FPGAs

Example: **XC3S250E -4 FT 256 C** (optional code to specify Stepping 1)

Device Type

Speed Grade

Package Type

Number of Pins

Temperature Range

DS312-1_06_090105

Device	Speed Grade	Package Type / Number of Pins		Temperature Range (T _J)
XC3S100E	-4 Standard Performance	VG100 VQG100	100-pin Very Thin Quad Flat Pack (VQFP)	C Commercial (0°C to 85°C)
XC3S250E	-5 High Performance	CP132 CPG132	132-ball Chip-Scale Package (CSP)	I Industrial (-40°C to 100°C)
XC3S500E		TQ144 TQG144	144-pin Thin Quad Flat Pack (TQFP)	
XC3S1200E		PQ208 PQG208	208-pin Plastic Quad Flat Pack (PQFP)	
XC3S1600E		FT256 FTQ256	256-ball Fine-Pitch Thin Ball Grid Array (FTBGA)	
		FG320 FGG320	320-ball Fine-Pitch Ball Grid Array (FBGA)	
		FG400 FGG400	400-ball Fine-Pitch Ball Grid Array (FBGA)	
		FG484 FGG484	484-ball Fine-Pitch Ball Grid Array (FBGA)	

EC-307D MTD5 - Winter 2020

84

Spartan-3E FPGAs

Example: **XC3S250E -4 FT 256 C** (optional code to specify Stepping 1)
 Device Type: XC3S250E
 Speed Grade: -4
 Package Type: FT
 Number of Pins: 256
 Temperature Range: C

Device	Speed Grade	Package Type / Number of Pins	Temperature Range (T _J)
XC3S100E	-4 Standard Performance	VQ100 VQG100 100-pin Very Thin Quad Flat Pack (VQFP)	C Commercial (0°C to 85°C)
XC3S250E	-5 High Performance	CP132 CPG132 132-ball Chip-Scale Package (CSP)	I Industrial (-40°C to 100°C)
XC3S500E		TQ144 TQ2144 144-pin Thin Quad Flat Pack (TQFP)	
XC3S1200E		PQ208 PQG208 208-pin Plastic Quad Flat Pack (PQFP)	
XC3S1800E		FT256 FTQ256 256-ball Fine-Pitch Thin Ball Grid Array (FTBGA)	
		FG320 FGQ320 320-ball Fine-Pitch Ball Grid Array (FBGA)	
		FG400 FGQ400 400-ball Fine-Pitch Ball Grid Array (FBGA)	
		FG484 FGQ484 484-ball Fine-Pitch Ball Grid Array (FBGA)	

EC-307D0 MTD5 - Winter 2020

85

Xilinx Spartan-III FPGAs

Table 1: Summary of Spartan-3 FPGA Attributes

Device	System Gates	Logic Cells	Rows	Columns	CLB Array (One CLB = Four Slices) Total (CLBs)	Distributed RAM (bits)	Block RAM (bits)	Dedicated Multipliers	OCMs	Maximum User I/O	Maximum Differential I/O Pairs
XC3S50	59K	1,728	16	12	192	12K	72K	4	2	124	55
XC3S200	200K	4,320	24	20	480	30K	216K	12	4	175	75
XC3S400	400K	8,064	32	28	896	56K	288K	16	4	264	116
XC3S1000	1M	17,280	48	40	1,920	120K	432K	24	4	391	175
XC3S1500	1.5M	28,962	64	52	3,328	208K	576K	32	4	487	221
XC3S2000	2M	46,080	80	64	5,120	320K	720K	40	4	585	270
XC3S4000	4M	82,208	96	72	6,912	432K	1,728K	96	4	712	312
XC3S5000	5M	74,880	104	80	8,320	520K	1,872K	104	4	784	344

EC-307D0 MTD5 - Winter 2020

86

Xilinx Virtex FPGAs

Table 1: Virtex Field-Programmable Gate Array Family Members.

Device	System Gates	CLB Array	Logic Cells	Maximum Available I/O	Block RAM Bits	Maximum SelectRAM™ Bits
XCV50	57,906	16x24	1,728	180	32,768	24,576
XCV100	108,904	20x30	2,700	180	40,960	38,400
XCV150	164,674	24x36	3,888	260	49,152	55,296
XCV200	236,666	28x42	5,292	284	57,344	75,264
XCV300	322,970	32x48	6,912	316	65,536	98,304
XCV400	468,252	40x60	10,800	404	81,920	153,600
XCV600	661,111	48x72	15,552	512	98,304	221,184
XCV800	888,439	56x84	21,168	512	114,688	301,056
XCV1000	1,124,022	64x96	27,648	512	131,072	393,216

EC-307D0 MTD5 - Winter 2020


87

Educational Board



EC-307D0 MTD5 - Winter 2020

88



EC-307D0 MTD5 - Winter 2020

89

Reference

1. Fundamentals of Logic Design, Charles H Roth.
2. Digital System Design using VHDL, Charles H Roth.
2. Xilinx FPGA data sheets and manuals.

EC-307D0 MTD5 - Winter 2020

90