

## Digital Circuits- Logic Gates

- Logic gates are electronic circuits and most basic building block of these gates are combinational logic that can be used to implement the most elementary logic expressions or Boolean expressions.
- Three basic logic gates are the OR gate, the AND gate and the NOT gate.
- NAND gate, the NOR gate, the EXCLUSIVEOR gate and the EXCLUSIVE-NOR gate are derived from these basic gates.
- A combination of NAND gates or a combination of NOR gates can be used to perform functions of any of the basic logic gates. Hence, NAND and NOR gates are universal gates.

1

## Digital Circuits- Logic Gates


OR Gate  $Y = A+B$

Two input OR Gate & Truth Table




A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

Three input OR Gate & Truth Table



A	B	C	Y
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

Four input OR Gate




2

## Digital Circuits- Logic Gates


AND Gate  $Y = A.B$

Two input AND Gate & Truth Table



A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

Four input AND Gate & Truth Table




A	B	C	D	Y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

Three input AND Gate



3

- Positive OR is a negative AND and vice versa.



A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1



A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1



- Positive NOR is a negative NAND, and vice versa.

4

## Digital Circuits- Logic Gates

NOT Gate  $Y = \bar{X}$

NOT Gate & Truth Table




X	Y
0	1
1	0

5

## Digital Circuits- Logic Gates

EXCLUSIVE-OR / Ex-OR Gate  $Y = A \oplus B$

Two input EX-OR Gate & Truth Table




$$Y = (A \oplus B) = \bar{A}B + A\bar{B}$$

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

Four input EX-OR Gate & Truth Table



$$Y = A \oplus B \oplus C \oplus D$$



A	B	C	D	Y
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

6


## Digital Circuits- Logic Gates

NOR Gate  $Y = \overline{A+B}$

NAND Gate  $Y = \overline{A.B}$

EX-NOR Gate  $Y = \overline{A \oplus B}$

NOR Gate & Truth Table




A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

NAND Gate & Truth Table



A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

EX-NOR Gate & Truth Table



$$Y = \overline{(A \oplus B)} = (A.B + \overline{A}.\overline{B})$$


A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

7

## Digital Circuits- Logic Gates

### INHIBIT Gate

Four Input INHIBIT Gate & Truth Table



- There are many situations in digital circuit design where the passage of a logic signal needs to be either enabled or inhibited depending upon certain other control inputs.
- INHIBIT means that the gate produces a certain fixed logic level at the output irrespective of changes in the input logic level.
- The INHIBIT function is available in integrated circuit form for an AND gate, which is basically an AND gate with one of its inputs negated by an inverter. The negated input acts to inhibit the gate.
- When negated i/p D is driven to logic '0', circuit works as AND gate.


A	B	C	D	Y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	1
1	1	1	1	0

8

## Digital Circuits- Logic Gates


### Half Adder

Half Adder & Truth Table



A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Logic implantation of Half Adder



$$\text{SUM } S = A.\bar{B} + \bar{A}.B$$


$$\text{CARRY } C = A.B$$

9

## Digital Circuits- Logic Gates


### Half Adder

Half Adder & Truth Table



A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Logic implantation of Half Adder using NAND Gate




10

## Digital Circuits- Logic Gates


### Full Adder

Full Adder & Truth Table




A	B	C <sub>in</sub>	SUM (S)	C <sub>out</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Logic implantation of Full Adder with Half Adders



$$C_{out} = A.B + C_{in}.(\bar{A}.B + A.\bar{B})$$




11

## Digital Circuits- Logic Gates


### Full Adder [Logic Circuit Diagram of Full Adder](#)

A	B	C <sub>in</sub>	SUM (S)	C <sub>out</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



$$S = \bar{A}.\bar{B}.C_{in} + \bar{A}.B.\bar{C}_{in} + A.\bar{B}.\bar{C}_{in} + A.B.C_{in}$$

$$C_{out} = \bar{A}.B.C_{in} + A.\bar{B}.C_{in} + A.B.\bar{C}_{in} + A.B.C_{in}$$




12

## Digital Circuits- Logic Gates


### Half Subtractor

Half Subtractor & Truth Table



A	B	D	B <sub>0</sub>
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Logic diagram of Half Subtractor



$$D = \bar{A}.B + A.\bar{B}$$


$$B_0 = \bar{A}.B$$

13

## Digital Circuits- Logic Gates


### Full Subtractor

Minuend (A)	Subtrahend (B)	Borrow In (B <sub>in</sub> )	Difference (D)	Borrow Out (B <sub>0</sub> )
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1




Full Subtractor & Truth Table

Logic implementation of Full Subtractor using Half Subtractors



$$D = \bar{A}.\bar{B}.B_{in} + \bar{A}.B.\bar{B}_{in} + A.\bar{B}.\bar{B}_{in} + A.B.B_{in}$$

$$B_0 = \bar{A}.\bar{B}.B_{in} + \bar{A}.B.\bar{B}_{in} + \bar{A}.B.B_{in} + A.B.B_{in}$$



14