




PROTOTYPE USB Charger Module Rev A

Your use of this Module Developer's Kit is expressly subject to the terms set out in the [MDK License Agreement](#).







Layer 1 Primary




Layer 2 GND




Layer 3 Signal




Layer 4 Power



Layer 5 Ground



Layer 6 Secondary



Layout Guidelines:

6 Layer Stackup

3-mil trace

5-mil via

Configuration

FPGA Config.SchDoc

FPGA Program

INITN

Banks

FPGA Banks.SchDoc

LVDS_COMM

MODULE_DETECT

EPM

IDEAL_DIODE

SERDES

FPGA Serdes.SchDoc

Power

FPGA Power.SchDoc

FPGA Program

INITN

LVDS_COMM

MODULE_DETECT

EPM


IDEAL_DIODE


PCB Layout Recommendations

Title:	FPGA
Project:	Prototype USB Charger Module 1x2 Alpha.PrjPcb
Document:	FPGA.SchDoc
Engineer:	David McCoy (Cospan Design)
Drawn By:	David McCoy
Approved By:*	Revision: A
Date:	10/29/2013
Number:	3 of 11

Your use of this Module Developer's Kit is expressly subject to the terms set out in the MDK License Agreement.


Your use of this Module Developer's Kit is expressly subject to the terms set out in the MDK License Agreement.





LFE3-17EA
Lattice Semiconductor Corporation
LFE3-17EA-6MG328C
1.14 V ~ 1.26 V
328-CSBGA (10x10)

VCC: 1.2V
 VCCAUX: 3.3V (Startup cannot be > 30mV/uS during power-up)
 VCC: 1.2V
 VCCIB: 1.2V or 1.5V
 VCCOB: 1.2V or 1.5V
 VCCPLL: 3.3V
 VCCIO: 1.2 - 3.3V
 VCCJ: 1.2 - 3.3V
 Vref: 0.5 - 1.7V
 Vtt: 0.5 - 1.3V (If not used Vtt should be left floating)




LFE3-17EA
Lattice Semiconductor Corporation
LFE3-17EA-6MG328C
1.14 V ~ 1.26 V
328-CSBGA (10x10)

Title:	FPGA Power		
Project:	Prototype USB Charger Module 1x2 Alpha.PrjPcb		
Document:	FPGA Power.SchDoc		
Engineer:	David McCoy (Cospan Design)		
Drawn By:	David McCoy		
Approved By: *	Revision: A		
Date:	10/29/2013	Number:	6 of 11

Your use of this Module Developer's Kit is expressly subject to the terms set out in the MDK License Agreement.


Refclock input buffer






We only need to supply power for the BIAS resistors on the channel we are using, the other channels can be left floating

We can use chokes instead of active voltage regulator to mitigate noise for the reference termination voltages

Do not use passive filters (ferrite bead) to power the VCC core for the SERDES



Title:	FPGA SERDES
Project:	Prototype USB Charger Module 1x2 Alpha.PrjPcb
Document:	FPGA Serdes.SchDoc
Engineer:	David McCoy (Cospan Design)
Drawn By:	David McCoy
Approved By:*	Revision: A
Date:	10/29/2013
Number:	7 of 11



CURRENT-LIMITING DUAL IDEAL DIODE

Title:	USB		
Project:	Prototype USB Charger Module 1x2 Alpha.PrjPcb		
Document:	USB Module USB Connector.SchDoc		
Engineer:	David McCoy (Cospan Design)		
Drawn By:	David McCoy		
Approved By:*			Revision: A
Date:	12/18/2013	Number: 8	of 11

