





PROTOTYPE Battery Charger Module Alpha

Your use of this Module Developer's Kit is expressly subject to the terms set out in the [MDK License Agreement](#).



Block Diagram
Block Diagram SchDoc



CURRENT-LIMITING DUAL IDEAL DIODE

Title:	Ideal Diode
Project:	Prototype Battery Module 2x2 Alpha.PrjPCB
Document:	Ideal Diode.SchDoc
Engineer:	Ara Knaian
Drawn By:	Ara Knaian
Approved By:*	Revision: C
Date:	12/17/2013
Number:	4 of 13


Your use of this Module Developer's Kit is expressly subject to the terms set out in the MDK License Agreement.

CHARGE STATE	STAT1	STAT2
Precharge in progress	ON	ON
Fast charge in progress	ON	OFF
Charge done	OFF	ON
Charge suspend (temperature, timer fault, and sleep mode)	OFF	OFF

CH_PG: (Output): Input power good.
CH_EN: (Input): Enable battery charge, active-high

Second (USB) power input is unused; battery charge voltage always come from VCONN bus.


If BATT1 has a thermistor built in then do not populate R37. If the battery doesn't have a thermistor then populate R37 with a 10K resistor



BATTERY CHARGE CONTROLLER


BATTERY PACK

Iset_1 resistor value sets charging current
 $I_o = V_{pre} * K_{set} / R_{set}$
 $V_{pre} = 2.5 \text{ V}$, $K_{set} = 425$, $R_{set} = 3.3 \text{ K}$
 $I_o = 322 \text{ mA}$




Your use of this Module Developer's Kit is expressly subject to the terms set out in the MDK License Agreement.

Title:	Charger
Project:	Prototype Battery Module 2x2 Alpha.PrjPCB
Document:	Charger.SchDoc
Engineer:	Ara Knaian
Drawn By:	Ara Knaian
Approved By:*	Revision: C
Date:	12/17/2013
Number:	5 of 13



Layout Guidelines:
6 Layer Stackup
3-mil trace
5-mil via



Title:	FPGA
Project:	Prototype Battery Module 2x2 Alpha.PrjPCB
Document:	FPGA.SchDoc
Engineer:	David McCoy (Cospan Design)
Drawn By:	David McCoy
Approved By:*	Revision: C
Date:	12/18/2013
Number:	6 of 13

Your use of this Module Developer's Kit is expressly subject to the terms set out in the MDK License Agreement.

HOLDN: is okay to be left floating, it has an internal pull up
WRITEN: is not used in SPI Flash, does it need to be pulled up externally?
CSN/SN: is okay to be left floating, it has an internal pull up
DOUT: this is only used in a daisy chain configuration and can be left unconnected

SPI Configuration I/O
CSSPIN: D17: Chip Select (Inverted)
SPID0: SPI Serial Out (MISO)
SPISL L17: SPI Serial In (MOSI)
MCLK: G19: SPI Clock
SPI Prom Size of 8Mbits
Drive SPIFASTN Low to enable faster reading from SPI Flash




W_N Should be tied low in production designs to disallow users from modifying the FPGA bitstream

Configuration Settings:
SPI : 000: FPGA Reads configuration from a SPI Flash Device
SPIm: 010: FPGA Reads configuration from a SPI Flash Device (Multiple partitions)
SSPI: 001: FPGA is a SPI Slave that an external device such as an MCU will configure
SCM : 101: FPGA behaves as a slave in a serial configuration protocol
SPCM: 111: FPGA behaves as a slave in a parallel configuration protocol

Pull down resistor on MCLK to counteract the internal pull on the pin, this will remove unintentional rising edges at power up

Programmers Note: The FPGA will program the SPI Flash chip use the ParallelFlashProgrammingandFPGAConfiguration pdf app note to see how

Need a via to solder on the INIT_N pin for debug, during configuration if this signal goes high there was an error. The via will not be needed in the final design



Title:	FPGA Config
Project:	Prototype Battery Module 2x2 Alpha.PrjPCB
Document:	FPGA Config.SchDoc
Engineer:	David McCoy (Cospan Design)
Drawn By:	David McCoy
Approved By:*	Revision: C
Date:	12/18/2013
Number:	7 of 13

