



123456

PROTOTYPE **ARA 1 X 2 Template Project** **Alpha**

Your use of this Module Developer's Kit is expressly subject to the terms set out in the [MDK License Agreement](#).



Block Diagram
Block Diagram SchDoe



Layer 1 Primary

Layer 2 GND

Layer 3 Signal

Layer 4 Power

Layer 5 Ground

Layer 6 Secondary

Layout Guidelines:

6 Layer Stackup

3-mil trace

5-mil via

FPGA Program

INITN

LVDS_COMM

MODULE_DETECT

Configuration

FPGA Config.SchDoc

FPGA Program

INITN

Banks

FPGA Banks.SchDoc

LVDS_COMM

MODULE_DETECT

SERDES

FPGA Serdes.SchDoc

Power

FPGA Power.SchDoc

EPM

PCB Layout Recommendations

Title: FPGA

Project: Prototype Module Template 1x2 Alpha.PrjPCB

Document: FPGA.SchDoc







Engineer: David McCoy (Cospan Design)

Drawn By: David McCoy

Approved By: *Revision: A


Date: 10/29/2013Number: 3 of 10

Your use of this Module Developer's Kit is expressly subject to the terms set out in the MDK License Agreement.





Title:	FPGA Configuration		
Project:	Prototype Module Template 1x2 Alpha.PrjPCB		
Document:	FPGA Config.SchDoc		
Engineer:	David McCoy (Cospan Design)		
Drawn By:	David McCoy		
Approved By:*	Revision: A		
Date:	10/29/2013	Number: 4	of 10


Your use of this Module Developer's Kit is expressly subject to the terms set out in the MDK License Agreement.



Refclock input buffer




Title:	FPGA SERDES
Project:	Prototype Module Template 1x2 Alpha.PrjPCB
Document:	FPGA Serdes.SchDoc
Engineer:	David McCoy (Cospan Design)
Drawn By:	David McCoy
Approved By:*	Revision: A
Date:	10/29/2013
Number:	6 of 10



LFE3-17EA
Lattice Semiconductor Corporation
LFE3-17EA-6MG328C
1.14 V ~ 1.26 V
328-CSBGA (10x10)


VCC: 1.2V
VCCAUX: 3.3V (Startup cannot be > 30mV/uS during power-up)
VCCA: 1.2V
VCCIB: 1.2V or 1.5V
VCCOB: 1.2V or 1.5V
VCCPLL: 3.3V
VCCIO: 1.2 - 3.3V
VCCJ: 1.2 - 3.3V
Vref: 0.5 - 1.7V
Vtt: 0.5 - 1.3V (If not used Vtt should be left floating)




LFE3-17EA
Lattice Semiconductor Corporation
LFE3-17EA-6MG328C
1.14 V ~ 1.26 V
328-CSBGA (10x10)

Title:	FPGA Power		
Project:	Prototype Module Template 1x2 Alpha.PrjPCB		
Document:	FPGA Power.SchDoc		
Engineer:	David McCoy (Cospan Design)		
Drawn By:	David McCoy		
Approved By: *			Revision: A
Date: 10/29/2013	Number: 7	of 10	

Your use of this Module Developer's Kit is expressly subject to the terms set out in the MDK License Agreement.





$$V_{out} = 1.255V (1 + R1/R2)$$

$$V_{out} = 1.255V (1 + 100K / 4.7K)$$

$$V_{out} = 27.9V$$

PFET:

Maximum VGS -12V

Gate 28V -12V: 16V

For safety VGate: 20V





Resistor Divider

$$V_{Gate}/V_{in} = R_{up}/R_{hot} + R_{up}$$

Vout = 28 * (270 / 270 + 100)














Vout = 20.48V

PFET VGS Characteristics



Pulse width of 300uS @ 100mA and 28V will increase both resistors < .432 degrees (Fahrenheit)

3uS turn on time for PFET
12uS turn off time for PFET



Your use of this Module Developer's Kit is expressly subject to the terms set out in the MDK License Agreement.

Title: EPM	
Project: Prototype Module Template 1x2 Alpha.PrjPCB	
Document: EPM.SchDoc	
Engineer: David McCoy (Cospan Design)	
Drawn By: David McCoy	
Approved By: *	Revision: A
Date: 10/29/2013	Number: 9 of 10

