










**PROTOTYPE Murata WIFI Module Rev A**

Your use of this Module Developer's Kit is expressly subject to the terms set out in the [MDK License Agreement](#).











<b>Title:</b>	<b>FPGA Configuration</b>		
<b>Project:</b>	<b>Prototype Murata WIFI Module 1x2 Alpha.PrjPCB</b>		
<b>Document:</b>	<b>FPGA Config.SchDoc</b>		
<b>Engineer:</b>	<b>David McCoy (Cospan Design)</b>		
<b>Drawn By:</b>	<b>David McCoy</b>		
<b>Approved By:*</b>	<b>Revision: A</b>		
<b>Date:</b>	<b>10/29/2013</b>	<b>Number: 4</b>	<b>of 11</b>

Your use of this Module Developer's Kit is expressly subject to the terms set out in the MDK License Agreement.




Refclock input buffer




Title:	FPGA SERDES
Project:	Prototype Murata WIFI Module 1x2 Alpha.PrjPCB
Document:	FPGA Serdes.SchDoc
Engineer:	David McCoy (Cospan Design)
Drawn By:	David McCoy
Approved By:*	Revision: A
Date:	10/29/2013
Number:	6 of 11

Your use of this Module Developer's Kit is expressly subject to the terms set out in the MDK License Agreement.




LFE3-17EA  
Lattice Semiconductor Corporation  
LFE3-17EA-6MG328C  
1.14 V ~ 1.26 V  
328-CSBGA (10x10)

VCC: 1.2V  
VCCAUX: 3.3V (Startup cannot be > 30mV/uS during power-up)  
VCCB: 1.2V or 1.5V  
VCCOB: 1.2V or 1.5V  
VCCPLL: 3.3V  
VCCIO: 1.2 - 3.3V  
VCCI: 1.2 - 3.3V  
Vref: 0.5 - 1.7V  
Vtt: 0.5 - 1.3V (If not used Vtt should be left floating)




LFE3-17EA  
Lattice Semiconductor Corporation  
LFE3-17EA-6MG328C  
1.14 V ~ 1.26 V  
328-CSBGA (10x10)

Title:	FPGA Power
Project:	Prototype Murata WIFI Module 1x2 Alpha.PrjPCB
Document:	FPGA Power.SchDoc
Engineer:	David McCoy (Cospan Design)
Drawn By:	David McCoy
Approved By:*	Revision: A
Date:	10/29/2013
Number:	7 of 11







Your use of this Module Developer's Kit is expressly subject to the terms set out in the MDK License Agreement.

Title:	Host Comm
Project:	Prototype Murata WiFi Module 1x2 Alpha.PrjPCB
Document:	Host Comm.SchDoc
Engineer:	David McCoy (Cospan Design)
Drawn By:	David McCoy
Approved By:*	Revision: A
Date:	10/29/2013
Number:	9 of 11

A

B

C


D

A

B


C

D



Pulse width of 300ns @ 100mA and 28V will increase both resistors < 432 degrees (Fahrenheit)

30ns turn on time for PFET  
120ns turn off time for PFET



Title: EPM	
Project: Prototype Murata WiFi Module 1x2 Alpha.PrjPCB	
Document: EPM.SchDoc	
Engineer: David McCoy (Cospan Design)	
Drawn By: David McCoy	
Approved By: *	Revision: A
Date: 10/29/2013	Number: 10 of 11

