**Assignment 3**

**Due Dates:**

**Homework and Programming Assignment: At 11:59 pm on Monday March 28th, 2017**

# Purpose

The goal of this assignment is to develop a good understanding of the organization and operation of cache memories by writing a cache simulator. Your goal is to simulate a single level, N-way set associative cache for a given block size and using LRU replacement. You will be provided with a header file (*cachesim.h*) and a cache model file (*cachesim.c*) that defines the API. You are permitted to discuss the solution approaches with your classmates but must **write** the simulator on your own.

# Background

**Modify *cachesim.c*** to implement your 1-level cache simulator that can simulate a “N-way” set associative cache with LRU replacement and a write-back replacement policy.Note the simulator must be parametric, i.e., the following should be able to take as parameters: line size, cache size, and associativity.

The basic elements are as follows

1. You only need to implement the cache directory and not the data section. F o r each cache block you need to keep track of the tag, valid bit, and dirty bit (was the cache line modified?). For each set you need to keep track of the LRU status of the lines in the set. Dynamically allocate and create the directory data structure.
2. Read and process each address from the trace file – read a memory reference, extract the index and tag, determine whether it is a hit or a miss, update the directory structure and any other data structures you add (for example counters keeping track of the number of hits or number of references). Do not forget to update the LRU status.
3. A script is provided for convenience to run simulations over a design space, e.g., over caches of with different line sizes.

You are simulating only one cache configuration at a time.

**It is imperative that you implement the simulator on your own**. Assignment submissions will be checked with code similarity analysis tools including against publicly and previously available code bases.

# Assignment (100 pts)

Find the best configuration for a **64 Kbyte unified set associative cache** (instruction and data) that minimizes the sum of the overall miss rate across all traces, assuming a cold cache for each trace - the cache is initially empty and all lines are in the invalid state. The cache configuration is a combination of the line size and associativity. **Configuration parameters include: cache block size (32 byte, 64 byte, 128 byte, 256 byte, and 512 byte) and associativity (2, 4, 8)**. Your analysis should include the following:

* + 1. Provide a plot of the **miss rate vs. the line size** for line sizes of 32 bytes to 512 bytes with a fixed associativity of 4 for each trace. Note that line sizes are a power of 2.
    2. Compute the **overall miss rate**, the **read miss rate**, and the **write miss rate** for each trace. For example, the read miss rate is the ratio of the total number of read misses to the total number of read operations. (Compute this using the best overall configuration that minimizes the sum of the overall miss rate across all traces)
    3. Compute the volume of **write-back traffic in bytes** for each trace. (Compute this using the best overall configuration that minimizes the sum of the overall miss rate across all traces)
    4. Compute the **total memory access volume** for each trace. This is the total number of bytes fetched from memory (not from the cache!). Compare this against the total number of bytes referenced. How much main memory access volume (in bytes) did the cache save? (Compute this using the best overall configuration across the traces)

# Recommendations

Here are some suggestions for how to proceed.

1. Spend time thinking through the design, i.e., the directory data structure and all the counters you will need to record the requested information. Specify the data structures you need for the tag directory and LRU stacks. It is highly recommended that you draw the data structures and mentally walk through the processing of a reference. **Do this analysis before you ever write a line of code. It will save you a lot of time and stress. Most people spend time debugging and hacking away at a piece of code, which was written before they thought through the details.**
2. Write a test program to just be able to read the trace and parse the address into tag, and set. Make sure you can read the trace correctly and print the set index and tag. Once you are sure of this, then you can focus on the cache data structure.
3. Create test sequences of addresses rather than starting with the original traces.

Create sequences for which you know the behavior. For example, create a sequence of 100 identical addresses – you will have one miss and 99 hits. Another t e s t c a s e i s a repeating sequence of addresses that w i l l conflict in the cache – for example two addresses with the same index but different tag and a direct mapped cache. You know the answer to these cases and can easily check the results for correctness.

1. Now run the full traces.

Thinking through the design of your simulator up front should minimize the time it takes you to complete the assignment. As mentioned earlier, debugging time is typically the biggest component of projects. Some clear up-front thinking will save you much of that time. Like previous projects, the actual code size is not very large for a C program.

# Skeleton Code and Trace Files

A zip file, *Assignment3.zip*, has been uploaded to **t-square** under **Resources**. This file includes the C code skeleton framework. For C code, only **cachesim.c** should need modification so that it contains your code. **sim\_driver.sh** may also be modified to vary the parameter space as you wish. Other files should not be modified, if you find yourself doing so, you may be doing something incorrectly or unnecessarily.

* + makefile
  + main.c
  + cachesim.h
  + cachesim.c
  + sim\_driver.sh *(Shell script runs your code with*

*different parameters)*

Several trace files are also included. Note that these are pretty big files (5 Mb - 165 Mb)

* + trace.bubble
  + trace.random64k
  + trace.stream1M
  + trace.merge

These traces include all memory accesses for instruction fetches, reads, and writes for each one of t h e four benchmarks. Each line of each trace file describes one memory access in the following format, with each field separated by a space.

* + 1 character ‘r’ for reads, ‘w’ for writes, and ‘i’ for instruction fetches (which are reads).
  + 8-digit hexadecimal virtual address (you can ignore this)
  + 8-digit hexadecimal physical address (this is the address used to index the cache)
  + Decimal access length. (you can ignore this)

For this assignment you can ignore the virtual address. You can run the individual simulations directly, but *sim\_driver.sh* may be handy to run a larger set of experiments as you explore the parameter space (line sizes, cache sizes and associativities). The set of block sizes, cache sizes and associativities explored is set in the first three lines of the script. By default, this script runs on every trace in the current directory, but this can also be changed. If you get a “Permission denied” message when trying to run *sim\_driver.sh*. Use this command **chmod +x ./sim-driver.sh**.

# Preliminary self-testing to validate your code

Among the trace files are trace.random64k and trace.stream1M. To spot check the functionality of your simulator you can compare against the following input/output metrics.

## Input Command Format:

./cachesim $tracefile $blocksize $cachesize $associativity

## Console Output Format:

Accesses, Hits, Misses, Writebacks

## Test Commands

Command 1:./cachesim trace.random64k 64 8192 4

Command 2:./cachesim trace.random64k 64 8192 16

## Results:

Output 1: 262144, 32652, 229492, 0

Output 2: 262144, 32601, 229543, 0

If your cache simulator can replicate these results, you are on the right track. You can run these simulations by executing your code from the command line manually or via *sim\_driver.sh* (make sure its configuration covers these parameters). **Note that replicating these results is not a guarantee that your code is 100% correct (you could have bugs that are not exposed with these tests), but it is a good sign. If you cannot replicate the above results, then you have some work to do to get your simulator to work correctly.**

# Submission Instructions

**Please read these carefully and follow them precisely. Failure to do so will result in a loss of points.** Brevity and precision is valued over volume in your writing. Your submission should be a single zip file called **Assignment-3.zip** submitted to t-square which contains

1. A PDF document (**Assignment-3.pdf**) containing a summary of your
   1. data structures
   2. Plots of parameters described in Section 3.

## ONLY the following files should be included (please remove everything else)

* 1. cachesim.c
  2. cachesim.h
  3. main.c
  4. makefile

e. **Files generated when you run *make.*** Three files (two .o files and an executable) should be generated when you run make on the Linux Lab in Klaus. Run your code there before you submit. **20 point deduction** if these files are missing or have issues requiring recompilation of your code.

## \*\*DO NOT INCLUDE THE TRACE FILES!!!\*\*🡪 50 Point Deduction if you do.

# Grading Guidelines

**IMPORTANT NOTES:**

1. Assignment 3 will be graded on computers in the LINUX lab (Klaus 1448).
2. You are responsible for ensuring compilation and correct execution of your code on LINUX computers in Klaus 1448 before you submit.
3. If your code does not compile your assignment cannot be graded.
4. If your code crashes/seg. faults or produces unreadable output it cannot be graded.

6. Your code will be graded according to a randomly selected combination of parameters (cache size, line size, associativities and trace file). Its accuracy will be compared against our solution simulator.

## GRADING RUBRIC:

|  |  |
| --- | --- |
| Program compiles and executes | 25 points |
| Results are largely correct, but answers may be *slightly* incorrect | 40 points |
| Results are precisely correct | 45 points |
| PDF file contains a complete report of implementation | 15 points |
| Code is documented well | 15 points |
| **TOTAL** | **100 points** |

**Note: No late assignments will be accepted. You must achieve a minimum average of 50% in the assignments to pass the course.**

# Extra Credit (50 points)

**This portion will only be graded once you have completed the above parts of the assignment.**

Extend your simulator to

1. Have a separate 16 Kbyte direct mapped I-cache and 16 Kbyte direct mapped D-Cache each with 64 byte lines.
2. Include a 256 Kbyte, K-way set associative unified L2 cache with line sizes between 64 bytes and 256 bytes and a write-back update policy.
3. Consider the configuration of the L2 with 256-byte lines and associativity 8
   1. Compute the local miss rates and the global miss rates for each trace for instructions and data.
   2. What value of associativity minimizes the global miss rate for data.
   3. What is the total volume of traffic between the L1 D-cache and the L2 for each trace.

**Submission Requirements**

Create a zip file named **Assignment-3-XC.zip** that includes a detailed PDF document, main.c, makefile, cachesim.c, cachesim.h, and the files generated when running make. Do not include the trace file or points will be deducted.

**Homework Problems (50 pts)**

1. (**5 pts**) Consider a 128 Kbyte, 2-way set associative data cache with 256 byte lines. Provide a sequence of addresses that will miss on every reference.
2. (**20 pts**) You have a 64X64 matrix of integers stored in the data segment in row major order starting at 0x10010000. The first element is (0,0) and the origin is the upper left corner. The processor core has a 16 Kbyte direct mapped L1 cache with 64 byte lines. This is backed by an 8-way, 256 Kbyte L2 cache with 256 byte lines. (Integers are 4-bytes)
   1. When matrix element (12, 18) is referenced, in which set in the L2 will it be placed?
   2. When matrix element (14, 14) is referenced, in which line in the L1 will it be placed?
   3. On a cold start, how many misses will you experience in the L1 and L2 by sequentially referencing elements along the diagonal?
   4. On a cold start, how many misses will you experience in the L1 and L2 by sequentially referencing elements along a column?
3. (**15 pts**) A computer system has 128 Kbyte of main memory and an 8 Kbyte set-associative cache. The cache line size is 512 bytes, and there are 4 lines/set. The following shows the state of the cache. All replacement policies are LRU. Show the state of the cache after the following sequence of read references (17 bit addresses) – 0x01444, 0x1B808, 0x01560. The entries in the cache show the tag hex values. The LRU entries are ordered with the top of the stack as the most recent reference.

|  |
| --- |
| Cache |
| 28 |
| 13 |
| 11 |
| 26 |
| 24 |
| 33 |
| 16 |
| 0D |
| 19 |
| 39 |
| 02 |
| 2E |
| 34 |
| 2D |
| 0D |
| 23 |

|  |
| --- |
| Cache LRU Stack |
| 13 |
| 11 |
| 28 |
| 26 |
| 24 |
| 33 |
| 16 |
| 0D |
| 39 |
| 19 |
| 02 |
| 2E |
| 34 |
| 23 |
| 2D |
| 0D |

**Solution**

|  |
| --- |
| Cache LRU Stack |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |

|  |
| --- |
| Cache |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |

1. (**10 pts**) Consider a memory system with 4 GBytes of main memory, and a 256 Kbyte direct mapped cache with 128 byte lines. The main memory system is organized as 4 interleaved memory banks with a 50 cycle access time, where each bank can concurrently deliver one word. The bus to memory can deliver an address in one cycle and is 64-bits wide, i.e., it can deliver two words from memory to the cache in one cycle. The instruction miss rate is 3% and the data miss rate is 4%. We find that half of all instructions generate a data memory reference.
   1. What is the miss penalty in cycles?
   2. What is the increase in CPI due to cache misses?
   3. If we modify the cache to be a fully associative cache we can reduce the instruction miss rate miss rate to 2% and the data miss rate to 3%. However, the clock cycle increases by 10%. Clearly show how you could quantify this effect on program execution time to determine if this is a good trade-off.

**Submission Requirements**

**This part must be submitted as a PDF named <firstname-lastname>-written.pdf**

**Points will be deducted if it is not readable or in PDF format.**