My SimpleCPU Verilog project, as part of CS240 Computer Architecture course in Özyeğin University.
Verilog
Switch branches/tags
Nothing to show
Clone or download
Fetching latest commit…
Cannot retrieve the latest commit at this time.
Permalink
Failed to load latest commit information.
.gitignore
Assembly sorter.txt
README.md
SimpleCPU.v

README.md

This repository includes the SimpleCPU Verilog code I wrote, as part of the CS240 Computer Architecture course project at Özyeğin University.

The assembly sort routine was written as part of a homework. It's not a general sort routine; it only sorts even numbers (in decreasing order) and leaves odd numbers in their place.