



Analog Circuits Course Project

10.11.2022

Submitted by:

Aena Ghai

2020eeb1148

Submitted to

Dr Mahendra Sakare

Aim

Design of cascode amplifier and cascode current mirror in schematic and layout using LTspice and Magic tools in 180 nm (supply 1.8 V) technology and only schematic of cascode amplifier, beta multiplier, and cascode current mirror in 22 nm (supply 1 V) technology node to see the effect of lowering the technology node.

Circuit Diagrams




Figure 1: Block diagram of cascode amplifier with other blocks




Figure 2: Circuit for beta multiplier circuit




Figure 3: Circuit for cascode current mirror




Figure 4: Circuit for cascode amplifier

Hand Calculations

For 180nm

V_{DD} let frequency $\rightarrow 1.25 \text{ MHz}$
 V_{bias1} $f = \frac{1}{2\pi RC}$
 V_{bias2} $1.25 \text{ MHz} \Rightarrow 1$
 V_{bias} $2\pi R_{out} (10^{-12})$
 V_s 1 pF
 $R_{out} \Rightarrow 127323.954$
 $V_{th} (\text{given}) \Rightarrow 0.6 \text{ V}$
 $A_v = 20$
 $A_v = g_m R_{out} \quad \text{--- (i)}$
 $\frac{20}{127323.954} = g_m$
 $g_m = 0.00015707 \quad \text{--- (ii)}$
 $g_m = \mu_{nCox} \left(\frac{W}{L} \right) (V_{GS} - V_{th}) \quad \text{--- (iii)}$
 $\left\{ \begin{array}{l} \frac{\mu_{nCox}}{2} = 175.4 \mu \\ \frac{\mu_{pCox}}{2} = 35.6 \mu \end{array} \right\} \quad \begin{array}{l} V_{GS} - V_{th} \leq V_{DS} \text{ (saturation)} \\ V_{GS} - 0.6 \leq 0.2 \\ V_{GS} \leq 0.8 \text{ V} \end{array}$
 $\text{At } V_{GS} = 0.7 \text{ V} \quad \text{--- (iv)}$
 put (iv) in (iii)
 $0.00015707 = (175.4)(2) \left(\frac{W}{L} \right) (0.7 - 0.6)$
 $\frac{W}{L} = \frac{0.00015707}{350.8 \times 10^6 \times 0.1} =$

$$\left(\frac{W}{L}\right)_{NMOS} \Rightarrow 4.48 \rightarrow (V)$$

$$I_D = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right) (V_{GS} - V_{TH})^2$$

$$= (175.4)(4.48)(0.1)^2 \times 10^{-6}$$

$$I_D = 7.85 \mu A$$

Now, for PMOS2,

$$V_{GS} - V_{TH} \geq V_{DS} \quad (\text{saturation})$$

$$V_G - V_S - V_{TH} \geq V_{DS}$$

$$V_G - (1.6) - (-0.6) \geq -0.1$$

$$V_{Bias2} \quad V_{Bias2} - 1 \geq -0.1$$

$$V_{Bias2} = 0.9 V$$

By (PMOS1)

$$V_G - V_S - V_{TH} \geq V_{DS}$$

$$V_{Bias1} - 1.8 - (-0.6) \geq -0.1$$

$$V_{Bias1} \Rightarrow 1.1 V$$

Since, I_D is same for all, $I_D = \frac{1}{2} \mu_p C_{ox} \left(\frac{W}{L}\right) (V_{GS} - V_{TH})^2$

$$7.85 \mu = \frac{1}{2} (\mu_p C_{ox}) \left(\frac{W}{L}\right) (V_{GS} - V_{TH})^2$$

$$7.85 \mu = (35.6) \mu / \left(\frac{W}{L} \right) (0.1)^2$$

$$\left(\frac{W}{L} \right)_{PMOS} = 22.07$$

$$\text{power} \Rightarrow (I_D)(V_{DD})$$


$$\Rightarrow 1.8 \times 7.8 \times 10^{-6}$$

$$P_D \Rightarrow 14.13 \mu \text{Watts}$$


Schematic (LTSpice)

I. 180nm


A. Diagrams



Beta Multiplier




Current Mirror



Cascode Amplifier


B. Graphs



The result of beta multiplier resulted in a value of nearly 1.25Volts.

Tuned values of V_{bias1} , V_{bias2} and V_{bias3} on the current mirror circuit using the values from the amplifier circuit being displayed here. We calculated the V_{bias1} , V_{bias2} and V_{bias3} in the hand calculations, using a frequency of 1.25MHz. Through this, we used the saturation conditions to find the respective voltages and finally calculated the (W/L) ratios of PMOS and NMOS.

The voltages we calculated from this we used as reference voltages to what we wanted in this circuit. We did this by varying the (W/L) figurines and managed to get the desired voltages.



Vout of the Cascode Amplifier

Frequency took: 1.25MHz

$$A_v = (V_{out})/(V_{in})$$


$$A_v = (845mV - 795mV)/(0.002)$$

$$A_v = 25 \text{ (nearly)}$$

Current in the cascode amplifier(180nm) as came in the LTSpice results is 31.4 microamperes, which is a tad bit higher than the one calculated.




Bode plot(180nm)




Zero dB frequency for 180nm bode plot

II. 22nm


A. Diagrams



Beta multiplier circuit, showing the value of Vbias in 22nm.




Circuit diagram of Current Mirror in 22nm



Circuit diagram of Cascode Amplifier (22nm)



B. Graphs





Circuit diagram showing the values of Vbias1, Vbias2 and Vbias3 after tuning them by varying their (W/L) ratios.


Frequency taken: 2 MHz



The current in the cascode amplifier(22nm), as in the LTSpice results, is 37.5 microampere.




Bode Plot




The Zero dB frequency


Layout (Magic)

Made the stick diagrams, using which finally made the layout using the Magic tool, through which also extracted a spice file attached in the compressed folder along with the report submitted.





Cascode Amplifier



Stick Diagram

Conclusion

From the observations and calculations above, we observe that Cascode Amplifier acts as a **Low pass Filter**.

We could successfully implement and make the layout and schematic of the cascode amplifier, current mirror and schematic of the beta multiplier in both the 22nm and 180nm technology files in LTSpice and using the Magic Tools.