

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR  
HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY  
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE  
RESERVED OR EXPRESS OR IMPLIED WARRANTY GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED

F

E

D

C

B

A

F


E

D


C

B

A





AXK6A2337 YG




AXK6A2337 YG

GND

GND



AXK6A2337 YG



AXK6A2337 YG


GND

GND

APPROVALS	DATE	PROJECT	ADDRESS 1
ENG: *	rev/rev	* /	ADDRESS 2
DSN: *	rev/rev	DOCUMENT REVISION	ADDRESS 3
CHK: *	rev/rev	Not in version control	DESIGN ITEM
TITLE *		Not in version control	
REFERENCE DOCUMENTS		*	
BOM:			
ASSY DWG: B		CAGE CODE	DWG NO.
FAB DWG:			
PCB DWG:		SCALE: 1:1	FILENAME: 1.SchDoc
		REV: 1	SHEET 1 OF 25

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR  
HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY  
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE  
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.




REVISION	DESCRIPTION	DATE	APPROVED




**FREE**  
B50\_L10\_N  
B44\_L11\_P  
B49\_L10\_P  
B50\_L6\_P  
B47\_L11\_N

APPROVALS	DATE	PROJECT	<b>Altium</b>		
ENG:		PROJECT REVISION	DOCUMENT REVISI	ISSUE DATE	ITEM
DSN:		Not in version control		Not in version control	
CHK:		TITLE			
REFERENCE DOCUMENTS		*			
BOM:					REV
ASSY DWG:	SIZE	CAGE CODE	DWG NO.		
FAB DWG:	B				
PCB DWG:	SCALE:	FILENAME		SHEET	OF
		2.SchDoc		2	25






THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR  
HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY  
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE  
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.



APPROVALS	DATE	PROJECT	Altium		
ENG: *		PROJECT REVISION:	DOCUMENT REVISION:	DESIGN ITEM:	*
DSN: *		Not in version control			
CHK: *		Not in version control			
REFERENCE DOCUMENTS					
TITLE *					
BOM:					
ASSY DWG: B		CAGE CODE		DWG NO.	
FAB DWG:					
PCB DWG:		SCALE: FILENAME: 3.SchDoc		REV: SHEET 3 OF 25	



THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR  
HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY  
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE  
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.



APPROVALS	DATE	PROJECT	<b>Altium™</b>		
ENG:		PROJECT REVISION	DOCUMENT REVISION	REVISION ITEM	
DSN:		Not in version control		Not in version control	
CHK:		TITLE			
REFERENCE DOCUMENTS		*			
BOM:					REV
ASSY DWG:	SIZE	CAGE CODE	DWG NO.		
FAB DWG:	B				
PCB DWG:	SCALE:	FILENAME 7.SchDoc		SHEET	OF 25

8	7	6	5	4	3	2	1
THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.				DWG. NO. REV. ISD	6	REVISION	DESCRIPTION DATE APPROVED

F

F

E

E

D

D

C


C

B


B


A

A




APPROVALS	DATE	PROJECT	<b>Altium</b>		
ENG: *		DOCUMENT REVISION	Not in version control		
DSN: *		DESIGN ITEM	Not in version control		
CHK: *		TITLE	*		
REFERENCE DOCUMENTS					
BOM:					
ASSY DWG:		SIZE	CAGE CODE	DWG NO.	REV
FAB DWG:		B			
PCB DWG:		SCALE	FILENAME	10.SchDoc	SHEET 6 OF 25





8	7	6	5	4	3	DWG. NO.	REV.	9	2	1		
THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.						DWG. NO.	REV.		REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS	DATE	PROJECT	Altium		
ENG: *		PROJECT REVISION:	DOCUMENT REVISION:	DESIGN ITEM:	*
DSN: *		Not in version control			Not in version control
CHK: *		TITLE:			*
REFERENCE DOCUMENTS					
BOM:	ASSY DWG:			SIZE	CAGE CODE
FAB DWG:	DWG NO.			REV	
PCB DWG:	SCALE	FILENAME	13.SchDoc	SHEET	9 OF 25

H

H

G

G

F

F

E

E

D

D

C




C

B



B

A

A




IND-SMD\_L5.4-W5.2



APPROVALS		DATE	PROJECT	Altium		
ENG:	DSN:		PROJECT REVISION	DOCUMENT REVISION	DESIGN ITEM	Not in Version Control
CHK:			TITLE	*		
REFERENCE DOCUMENTS						
BOM			REV			
ASY DWG:						
FAB DWG:	C					
PCB DWG						
SCALE:	FILE NAME:	SFPV01.SchDoc	SHEET	10	OF	25

A



B

A


B

C

C

D

D



Title		
Size	Number	Revision
A3		
Date: 7/09/2025	Sheet of	
File: D:\ramin ghodrati\_\SFP2V0.1.SchDoc	Drawn By:	

1 2 3 4 5 6 7 8


A A

B B



C C

D D

1 2 3 4 5 6 7 8




Title		
Size	Number	Revision
A3		
Date:	7/09/2025	Sheet of
File:	D:\ramin ghodrati\SD_CARD.SchDoc	Drawn By:



Title		
Size	Number	Revision
A3		
Date: 7/09/2025	Sheet of	
File: D:\ramin ghodrati\LED&KEY.SchDoc	Drawn By:	


A



B


Parameter Set

①





C


②



A




Title		
Size	Number	Revision
A3		
Date:	7/09/2025	Sheet of
File:	D:\ramin ghodrati\ETHERNET2V0.Sch	Drawn By:



**Altium**

## ADC



Title		
Size	Number	Revision
A3		
Date:	7/09/2025	Sheet of
File:	D:\ramin ghodrati\Connector aux Dup	V0245cB9oc

10

9

8

7

6

5

4

3

2

1

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR  
HEREWITH IS THE PROPERTY OF ALTEON LIMITED AND MAY  
NOT BE REPRODUCED IN WHOLE OR IN PART. NO RIGHT IS  
RESERVED OR EXPRESS OR IMPLIED WARRANTY GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED

H

H

G

G

F

F

E

E

D

D

C

C

B

B

A

A

10

9

8

7

6

5

4

3

2

1

APPROVALS	DATE	PROJECT	<b>Altium</b>		
ENG: .		PROJECT REVISION	DOCUMENT REVISION	DESIGN ITEM	
DSN: .		Not in Version Control	Not in Version Control	Not in Version Control	
CHK: .		TITLE *			
REFERENCE DOCUMENTS					
BOM	SIZE	CAGE CODE	DWG NO.	REV	
ASBY DWG:					
FAB DWG:	C				
PCB DWG	SCALE:	FILENAME	I2C Expander.SchDoc	SHEET	18 OF 25

## DAC

INformation

PS


A1      B50\_12\_P  
A0      B50\_12\_N  
          B50\_16\_P

3.3V    DAC  
3.3V    DAC  
FREE  
3.3V    ADC


IO9  
IO10  
PS\_MIO38

FREE    PS\_MIO26    Ethernet test  
FREE    PS\_MIO31  
FREE    PS\_MIO33  
ADC     3.3V

B49\_L10\_P PL\_IIC\_SDA  
B44\_L11\_P PL\_IIC\_SCL  
B47\_L11\_N PL\_IIC\_SDA\_2  
B50\_L10\_N PL\_IIC\_SCL\_2  
  
CS4    3.3V    DAC  
CLK    3.3V    DAC  
Sample 3.3V    DAC  
WR/Fsync 3.3V    DAC  
  
CS\_R    3.3V    DAC  
SDH    3.3V    DAC  
CS2    3.3V    DAC  
CSI    3.3V    DAC  
  
SDO\_R    3.3V    DAC  
SCLK\_R    3.3V    DAC  
SDL\_R    3.3V    DAC  
LDAC    3.3V    DAC  
CS3    3.3V    DAC  
SDII    3.3V    DAC  
SDIB    3.3V    DAC  
SDIZ    3.3V    DAC




128\_TX0\_P  
128\_TX0\_N  
128\_RX0\_P  
128\_RX0\_N  
  
128\_TX1\_P  
128\_TX1\_N  
128\_RX1\_P  
128\_RX1\_N  
  
128\_TX2\_P  
128\_TX2\_N  
128\_RX2\_P  
128\_RX2\_N  
  
128\_RX3\_P  
128\_RX3\_N  
128\_RX3\_P  
128\_RX3\_N  
  
128\_CLK0\_P  
128\_CLK0\_N  
128\_CLK1\_P  
128\_CLK1\_N




3.3V    B47\_L11\_P  
3.3V    B47\_L12\_P  
3.3V    B49\_L9\_P  
3.3V    B48\_L5\_N


FREE    1.8V  
FREE    1.8V

Title		
Size	Number	Revision
A3		
Date:	7/09/2025	Sheet of
File:	D:\ramin\ghodrati\Connector aux0.24	Sheet By:





416131160802



C6796015

TX2 B44\_L9\_N  
RX CS2 B44 L9 E

TX3 B49\_L8\_N  
RX\_CS3 B47\_L12\_


TX4 B44\_L2\_P  
RX\_CS4 B44\_L2\_N

TX5 B44\_L6\_N

Title *			
Size: A3	Number:*	Revision:*	*
Date: 7/9/2025	Time: 4:28:52 PM	Sheet 22 of 25	*
File: D:\ramin ghodrati\AXU9EG_FINAL\Proj\Optic port.SchDoc			*



A




FAN_RELAY1	B48_L5_N
FAN_RELAY2	B48_L10_N
PUMP_RELAY	B48_L11_N
PWM_CONTROLL	B48_L11_N
Optic	B49_L8_N
Optic	B47_L12_N
Connector	
Connector	
FAN_PWM	B49_L10_N
IO_port	B44_L11_N
IO_port	B44_L12_N
IO_port	B50_L9_N
IO_port	B44_L7_N
IO_port	B44_L11_N
IO_port	B50_L11_N
IO_port	B50_L12_N

B48_L5_P	RELAYS
B48_L10_P	RELAY7
B48_L11_P	RELAY6
B49_L9_P	RELAY5
B49_L8_P	RELAY4
B47_L12_P	RELAY3
B49_L4_P	RELAY2
B47_L11_P	RELAY1

B44_L12_P	TX1
B50_L9_P	TX4
B44_L5_P	RX1
B44_L7_P	RX3
B44_L1_P	RX3
B50_L11_P	TX2
B50_L12_P	RX2

B




C

D

Title		
Size	Number	Revision
A3		
Date: 7/09/2025	Sheet of	
File: D:\ramin ghodrati\Conn1 v0.6.SchDoc	Drawn By:	

1 2 3 4 5 6 7 8






Title		
Size	Number	Revision
A3		
Date: 7/09/2025	Sheet of	
File: D:\ramin ghodrati\UART.SchDoc	Drawn By:	







1 2 3 4 5 6 7 8

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR  
HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY  
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE  
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

DWG. NO.	REV.	25	REVISION	DESCRIPTION	DATE	APPROVED
----------	------	----	----------	-------------	------	----------



$$V_{out} = V_{ref} \left( 1 + \frac{R_2}{R_1} \right) + I_{Adj} R_2$$



APPROVALS	DATE	PROJECT	Altium
ENG:			
DSN:			
CHK:			
REFERENCE DOCUMENTS			
BOM:			
ASSY DWG:			
FAB DWG:			
PCB DWG:			
SCALE:			
FILE NAME:			POWER AUXV0.3.SchDoc
SHEET:			25 OF 25

