

PF/COP → DLD

a = 2

b = 2

c = abc

↳ 000010
00100

Source code

.CPP

(high level lang)

compiler

converts
high level
lang to
assembly
lang

assembler

machine
code

Hard disk

↳ Assembly lang:

Execute ↴

Code understandable by

both humans & machines

↳ Memory Structure :- (RAM structure)

high level →

addresses

int x

int *p

n = 4

p = 421

low level →

address

starts from
below.

chunks of Ram / blocks

↳ 1 int is 32 bit

↳ 1 byte is 8 bits

32 bits

LS addresses are always in binary decimal form

CPU

↳ Read = 00001
write = 000010

- ① Address Bus
- ② Data Bus
- ③ Control Bus

execution process.

↳ Control Bus:-



whether to read or write

↳ Address Bus:-

which address is to be read or write

↳ Data Bus:-

what data is to be read or write



↳ Hello World of Assembly

↳ read from ram and

bring to registers.

↳ mov ax, 25 { Example }

operator Operand

register

move 25 value to ax

↳ inc cx

operation Operand

ax value is incremented

↳ Accumulator register

↳ size of accumulator is system size

↳ Vonn Neumann Architecture:

↳ code & data both in same memory

↳ general purpose registers.

↳ ① first it was fetch execute cycle

② now it is vonn neuman

page 55 - 97

page 57 - GP.

page 61 - CPU

page 76 - registers

~~An is accumulator register.~~

↳ DS = Data Segments

↳ IP = Instruction Pointer

↳ System on instruction

* $\text{org } [0x100] \rightarrow \text{origine from }$
100

* Machine code

↳ opcode of instruction.

0000000



* location * System Calls

mov ax, 4000

int ox21

CPU.

instruction → handler

list

↳ exit code

instruction

Little endian architecture
followed by intel.

lowest significant bit at lowest position.

Date: 1/10

→ mov ax, [num1]

0011
[050A]

[num1]

↓
go to num1
location

↑
fetch data
and show.

Segments/Memory Frame CS/DS

0000

↓
nibble

2 bytes

16 bits

1 location → 1 byte

* functions;

stack

* dynamic

runtime ← memory

heap

+ extended segment :-

data

Data stored on other space code

in ram can be accessed only

* Code segment :-

CS → stores base/ codeseg

DS → data segment

CS/DS

↓
location

saving
registers.

processor adds 0 to an extra nibble automatically.

1 DDD0 → offset
0100 → logical address.
1 DED0 → actual address.

ax al
 ↑ ↑
 0000 divide register
 bx
 cx
 dx

* In previous execution.

flag. zf any logical / arithmetic logic
 xor
 and
 or

makes register zero

* addressing addressing by registers

Date: 1/120

- * -flag is either set or un-set. (0/1)
 - 1
 - 0

"jnz" - jump not zero

if condition is not zero.

"Cmp" - Compare.

- * Clear registers before carrying

process

method 1 :- using moving zero

method 2 :- XOR


- * Bus can ~~write~~^{write} at time or read at time.

- * Assembler treats jnz and jne as same.

- * "SF" sign flag, works makes according to sign value

- * **NOP :- No operand**
 - ↳ no instruction.
 - ↳ operand in hexa (90)

- * **Jumps :- (takes 3 bytes)**
 - ① Conditional jumps
 - ② unconditional jumps.



- ① ~~balance purchased shop supply~~
- ~~to amount to be paid in 30 days.~~
- ~~Usage in 4 month.~~

- * **Unconditional Jump:-**
 - when no condition is there, org (90)

Date: 1/20

Day: M T W T F S

- * No memory to memory swapping is possible.