CS2100 Summary Sheet

Data Representation

Byte: 8 bits Nibble: 4 bits

Word: Multiple of bytes depending on computer architecture

(MIPS is 4 bytes == 32 bits)

 $\lceil \log_2 M \rceil$ bits required to represent M values N bits can represent up to 2^N values

Base R to Decimal Conversion

$$2A.8_{16}$$
 = $2 \times 16^{1} + 10 \times 16^{0} + 8 \times 16^{-1}$
= $32 + 10 + 0.5 = 42.5_{10}$

Decimal to Binary Conversion

Repeated Division-By-2 (For whole numbers)

Use successive division by 2 until quotient is zero. First remainder is LSB, and last is the MSB.

Example: $(43)_{10} = (101011)_2$

Repeated Multiplication-By-2 (For decimal fractions)

Use repeated multiplication by 2 until fractional product is zero.

	Carry	
$0.3125 \times 2 = 0.625$	0	←MSB
$0.625 \times 2 = 1.25$	1	
$0.25 \times 2 = 0.50$	0	
$0.5 \times 2 = 1.00$	1	←LSB

10 rem 1

5 rem 0 2 rem 1

1 rem 0

21 rem 1 ← LSB

0 rem 1 ← MSB

2 | 43

Example: $(0.3125)_{10} = (.0101)_2$

Decimal to base-R Conversion

Whole Numbers: Repeated division by R Fraction: Repeated multiplication by R

Base R1 to R2 Conversion

Base R1 -> Base 10 -> Base R2

```
Example: Convert (01231)_4 to base 6

Decimal = 0 + 1 + 4^3 + 2 + 4^2 + 3 + 4^1 + 1x4^0 = 109_{10}

Repeated-Division by 6

109

18 R1

3 R0

0 R3 (MSB)

(301)<sub>6</sub>
```

```
Example: Convert (0.FE)_{16} to base 4
       Method 1 (Grouping):
       1111 1110
       11 11 11 10
       3332
       Method 2 (Repeated multiplication):
       (.FE)_{16} = (.9921875)_{10} = (.3332)_4
       0.9921875 \times 4 = 3.96875
                                       C3
                                       C3
       0.96875 \times 4 = 3.875
       0.875 \times 4
                       = 3.5
                                       C3
                                       C2
       0.5 \times 4
                       = 2.0
```

Binary/Hex/Octal Conversion

- Binary → Octal: partition in groups of 3
 - = (10 111 011 001 . 101 110)₂ = (2731.56)₈
- Octal → Binary: reverse
 - = $(2731.56)_8$ = $(10\ 111\ 011\ 001\ .\ 101\ 110)_2$
- Binary → Hexadecimal: partition in groups of 4
 - = (101 1101 1001 . 1011 1000)₂ = (5D9.B8)₁₆
- Hexadecimal → Binary: reverse
 - (5D9.B8)₁₆ = **(101 1101 1001 . 1011 1000)**₂


Negative Numbers

Unsigned numbers: Only non-negative values

Signed numbers: Include all values (positive and negative)

- Sign-And-Mangitude
- 1s Complement
- 2s Complement

Sign-and-Magnitude



Sign is represented by a 'sign bit' (MSB)

- 0 for +ve
- 1 for -ve

Negation

Just invert the sign bit

 $0010\ 0001 = +33_{10}$

 $\mathbf{1}000\ 0001 = -33_{10}$

Largest value:	2 ⁿ⁻¹ - 1	$0111\ 1111 = +127$
Smallest value:	$-(2^{n-1}-1)$	1111 1111 = -127
Zeroes:	+0	$0000\ 0000 = +0$
	-0	$1000\ 0000 = -0$
Range:	$\pm (2^{n} - 1)$	-127 to $+127$ (suboptimal)

Problems

- **Redundant Bit**: Representing small numbers such as 0 would still require 8 bits instead of 1 bit
- **Limit**: Representing large positive/negative numbers may be impossible due to the limited number of bits
- **Redundant 0s**: There are two possible zeroes: +0 and -0

1s Complement

Given a number **x** which can be expressed as an n-bit binary number, its negated value can be obtained in 1s-complement using: $-x = 2^n - x - 1$ Example: With an 8 bit number 0000 1100 (12₁₀), its negated value is:

```
-0000\ 1100_2 = 2^8 - 12 - 1
= 243
= 1111\ 0011_{1s}\ (-12_{10})
```

Negation

Invert all the bits

```
14_{10} = (0000 1110)_2 = (0000 1110)_{1s}
-14<sub>10</sub> = -(0000 1110)<sub>2</sub> = (1111 0001)<sub>1s</sub>
```

Largest value:	2 ⁿ⁻¹ - 1	$0111\ 1111 = +127$
Smallest value:	$-(2^{n-1}-1)$	$1000\ 0000 = -127$
Zeroes:	+0	$0000\ 0000 = +0$
	-0	1111 1111 = -0

Range: $\pm (2^n - 1)$ -127 to +127 (suboptimal)

2s Complement

Given a number **x** which can be expressed as an n-bit binary number, its negated value can be obtained in 2s-complement using: $-x = 2^n - x$ Example: With an 8 bit number 0000 1100 (12₁₀), its negated value is:

L

```
-0000 \ 1100_2 = 2^8 - 12
= 244
= 1111 0100<sub>2s</sub> (-12<sub>10</sub>)
```

Negation

Invert all the bits, then add 1

$$14_{10} = (0000 \ 1110)_2 = (0000 \ 1110)_{2s}$$

 $-14_{10} = -(0000 \ 1110)_2 = (1111 \ 0010)_{2s}$

Largest value:	$2^{n-1} - 1$	$0111\ 11111 = +127$
Smallest value:	$-(2^{n-1}-1)$	$1000\ 0000 = -128$
Zero:	+0	$0000\ 0000 = +0$

Range: -2^{n-1} to $2^{n-1}-1$ -128 to +127 (suboptimal)

Complement on Fractions

Negate 0101.01 in 1s-complement: 1010.10 Negate 0101.01 in 2s-complement: 1010.11

2s Complement on Addition/Subtraction

Addition of integers, A + B:

- 1. Perform binary addition on the two numbers
- 2. Ignore the carry out of the MSB
- 3. Check for overflow. Overflow occurs if the 'carry in' and 'carry out' of the MSB are different, or if result is opposite sign of A and B

Algorithm for subtraction, A – B:

- 1. Take 2s complement of B
- 2. Add 2s complement of B to A

Detecting overflow:

- positive add positive → negative
- *negative* add *negative* → *positive*

Note: +ve add -ve, and -ve add +ve will never produce overflow

Example: 4-bit 2s complement system

$$0101_{2s} + 0110_{2s} = 1011_{2s}$$

 $5_{10} + 6_{10} = -5_{10}$ (overflow!)

 $1001_{2s} + 1101_{2s} = \underline{1}0110_{2s} \, (\text{discard end-carry}) = 0110_{2s}$

 $-7_{10} + -3_{10} = 6_{10}$ (overflow!)

N Complements

We generalize (r-1)'s-complement (also called radix diminished complement) to include fraction as follows:

$$(r-1)$$
's complement of $N = r^n - r^{-m} - N$

where n is the number of integer digits and m the number of fractional digits. (If there are no fractional digits, then m=0 and the formula becomes r^n-1-N as given in class.)

Excess Representation

Excess-8 Representation	Value
0000	-8
0001	-7
0010	-6
0011	-5
0100	-4
0101	-3
0110	-2
0111	-1

Excess-8 Representation	Value
1000	0
1001	1
1010	2
1011	3
1100	4
1101 5	
1110	6
1111	7

IEEE 754 Floating-Point Representation

$$-6.5_{10} = -110.1_2 = -1.101_2 \times 2^2$$

Exponent = 2 + 127 = 129 = 10000001₂

1	10000001	1010000000000000000000
sign	exponent (excess-127)	mantissa

Single-precision (32 bits): 1-bit sign, 8-bit exponent with bias 127, 23-bit mantissa

Double-precision (64 bits): 1-bit sign, 11-bit exponent with bias 1023, 52-bit mantissa

Sign Bit: 0 for positive, 1 for negative

Mantissa: Normalised with an implicit leading bit 1

 110.1_2 -> normalized -> 1.101_2 x 2^2 -> only 101 is stored in mantissa 0.00101101 -> 1.01101_2 x 2^{-3} -> only 01101 is stored in mantissa

Exponent: N + 127

MIPS Introduction

You write programs in high-level programming languages,

A + B

 $\textbf{Compiler} \ translates \ this \ into \ assembly \ language \ statement$

Add A.B

Assembler translates this statement into **machine language instructions** that the processor can execute


1000 1100 1010 0000

Instruction Set Architecure (ISA)

An abstraction on the interface between the hardware and the low-level software.

- Includes everything programmers need to know to make the machine code work correctly
- Allows computer designers to talk about functions independently from the hardware that performs them
- Allows many implementations of varying cost and performance to run identical software

Components



Stored-memory concept: Both instruction and data are stored in memory Load-store model: Limit memory operations and relies and on registers for storage during execution

General Purpose Registers

- Fast memories in the processor
 - Data are transferred from memory to registers for faster processing
- Limited in number
 - A typical architecture has 16 to 32 registers
 - o Compiler associates variables in program with registers
- Registers have no data type
 - Unlike program variables
 - Machine/Assembly instruction assumes the data stored in the register is of the correct type

MIPS Instructions

Operation	Opcode	
Addition	add \$rd, \$rs, \$rt	
Subtraction	sub \$rd, \$rs, \$rt	
Shift Left Logical	sll \$rd, \$rt, C5	
Shift Right Logical	srl \$rd, \$rt, C5	
Bitwise AND	and \$rd, \$rs, \$rt	
Bitwise OR	or \$rd, \$rs, \$rt	
Bitwise XOR	xor \$rd, \$rs, \$rt	
Bitwise NOR	nor \$rd, \$rs, \$rt	
Addition	addi \$rt, \$rs, C16 _{2s}	
Bitwise AND	andi \$rt, \$rs, C16	
Bitwise OR	ori \$rt, \$rs, C16	
Bitwise XOR	xori \$rt, \$rs, C16	
Load	<pre>lw \$rt, offset(\$rs)</pre>	
Store	sw \$rt, offset(\$rs)	
Branch on Equal	beq \$rs, \$rt, label	
Branch on Not Equal	bnq \$rs, \$rt, label	

C5 is [0 to 2⁵-1]

 $C16_{2s}$ is [-2¹⁵ to 2¹⁵-1]

C16 is a 16-bit pattern

Note: C16 are NOT sign-extended,

 $C16_{2s}$ are sign-extended, otherwise addi will not work properly as the processor can only work with 32-bits

Load Upper Immediate (lui)

lui \$t0, C16_{2s}

Implementing NOT

- nor \$t0, \$t0, \$zero
- xor \$t0, \$t0, \$t2 (\$t2 contain all 1s)

Memory Organisation

Each location of the memory has an address. Given a k-bit address, the address space is of size 2^k .

The memory map on the right contains one byte every address – called byte addressing.

Using distinct memory address, we can access:


- A single byte (byte addressable) or
 - A single word (word addressable)

Word is: usually 2^n bytes. Also commonly coincides with the register size, integer size, and instruction size in most architectures.

Word Alignment

- Words are aligned in memory if they begin at a byte address that is a multiple of the number of bytes in a word.

Example: If a word consists of 4 bytes, then:



MIPS Memory Instructions

MIPS is a load-store register architecture

- 32 registers, each 32-bit long (4 bytes)
- Each word contains 32 bits (4 bytes)
- Memory Addresses are 32-bit long (4 bytes)

Name	Examples	Comments
32 registers	\$s0-\$s7, \$t0-\$t9, \$zero, \$a0- \$a3, \$v0-\$v1, \$gp, \$fp, \$sp, \$ra, \$at	Fast processor storage for data. In MIPS, data must be in registers to perform arithmetic.
2 ³⁰ memory words	Mem[0], Mem[4],, Mem[4294967292]	Accessed only by data transfer instructions. MIPS uses byte addresses, so consecutive words differ by 4. Memory holds data structures, such as arrays, and spilled registers, such as those saved on procedure calls.

$$WordCount = \frac{2^{32} \ bytes}{4 \ bytes/word} = 2^{30} \ memory \ words$$

Address vs Value

Registers do NOT have types

- A register can hold any 32-bit number:
 - The number has no implicit data type and is interpreted according to the instruction that uses it
 - o add \$t2, \$t1, \$t0
 - t1 and t0 should contain data values
 - o lw \$t2, 0(\$t0)
 - t0 should contain a memory address

Byte vs Word

Consecutive word addresses in machines with byte-addressing do not differ by 1

Common Error:

Assume that the address of the next word can be found by incrementing the address in a register by 1 instead of by the word size in bytes

Decision Making Instructions

Conditional (branch)

bne \$t0, \$t1, label


beq \$t0, \$t1, label

Unconditional (jump)


j label

- A label is an "anchor" in the assembly code to indicate point of interest, usually as branch target.
- Labels are NOT instructions
- j label, is technically equivalent to, beq \$zero, \$zero, L1.


IF Statement



IF/ELSE Statement



Loops



C Statement to translate	Variables Mapping
<pre>Loop: if (j != k)</pre>	i → \$s3 j → \$s4 k → \$s5 NOTE: This shows the process clearly: 1. Convert from while to if() goto 2. Convert from there to MIPS

What is the corresponding MIPS code?

```
Loop: bne $s4, $s5, Exit # if (j!= k) Exit
addi $s3, $s3, 1
j Loop # repeat loop
Exit:
```

FOR Loops

C Statement to translate	Variables Mapping
for (<u>i</u> =0; <u>i</u> <10; <u>i</u> ++)	<u>i</u> → \$s0
a = a + 5;	a → \$s2


```
$s0, $zero, $zero
                                       NOTE:
                                       Alternatively, if you
        addi $s1, $zero, 10
                                       know how to compile
                                       while-loop, then you
Loop: beg $s0, $s1, Exit
                                       can translate the for-
        addi $s2, $s2, 5
                                       loop into:
        addi $s0, $s0, 1
                                       i = 0;
                                       while (i < 10) {
              Loop
                                         a = a + 5;
Exit:
                                         i++;
```

Inequalities

To build a "blt \$s1, \$s2, L" instruction,

```
slt $t0, $s1, $s2
bne $t0, $zero, L == if ($s1 < $s2)
goto L;
```

Arrays and Loop




MIPS Instruction Formats

MIPS instruction


- Each MIPS instruction has a fixed-length of 32bits


R-Format (Register format: op \$r1, \$r2, \$r3)





NOTE:


I-Format (Immediate Format: op \$r1, \$r2, Immd)











- We can only specify 26 bits of a 32-bit address
- Optimisation: Jumps will only jump to word-aligned addresses, so last 2 bits are always 00.
- Now we can specify 28 bits of 32 bit address
- MIPS choose to take the 4 most significant bits from PC+4.
- The maximum jump range is **256MB boundary**.

0x 0000 0000 If you are at the top of the 256MB boundary, vou *cannot* 0x 1000 0000 jump up. 256MB If you are at the bottom of the boundary, you cannot 0x 2000 0000 jump down. 256MB Can you figure out the 0x 3000 0000 address of the top and the 256MB bottom? (discuss in forum)

- We can only jump within our **block** due to the use of the first 4-bits from the PC.

Addressing Modes

Register Addressing: Operand is a register

- add, sub, and, or, xor, sll, srl ...

Immediate Addressing: Operand is a constant

- addi, andi, ori, xori, slti

Base addressing (displacement addressing): operand is at the memory location whose address is sum of a register and a constant in the instruction

- lw, sw

PC-relative addressing: address is sum of PC and constant in the instruction

- beg, bne

Pseudo-direct addressing: 26-bit of instruction concatenated with upper 4bits of PC.

- j

Instruction Set Architecture (ISA)

Complex Instruction Set Computer (CISC)

- Example: x86-32 (IA32)
- Single instruction performs complex operation
- Smaller program size as memory was premium
- Complex implementation, no room for hardware optimization


Reduced Instruction Set Comptuer (RISC)

- Example: MIPS, ARM
- Keep the instruction set small and simple, easier to build/optmise hardware
- Burden on software to combine simpler operations to implement high-level language statements

Concept #1: Data Storage

von Neumann Architecture: Data (operands) are stored in memory

Stack	Accumulator	Register (load-store)	Memory-Memory
Push A	Load A	Load R1,A	Add C, A, B
Push B	Add B	Load R2,B	
Add	Store C	Add R3,R1,R2	
Pop C		Store R3,C	



- Stack Architecture

o Operands are implicitly on top the stack

Accumulator Architecture

One operand is implicitly in the accumulator (a special register)

- General-purpose Register Architecture

- o Only explicit operands.
- o **Register-Memory Architecture** (one operand in memory)
- Register-Register (or load-store) Architecture

Example: MIPS

- Memory-Memory Architecture

o All operands in memory

For modern processors:


- General Purpose Register (GPR) is the most common choice for storage design
- RISC computers typically use Register-Register design (E.g. MIPS, ARM)
- CISC Computers use a mixture of Register-Register and Register-Memory

Concept #2: Memory Address and Content

- Given k-bit address, the address space is of size 2k.
- Each memory transfer consists of one word of n bits.

Memory Content: Endianness

- **Big-Endian:** Most significant byte stored in lowest address
- Little-Endian: Least significant byte stored in lowest address



MIPS has 3 addressing modes:

- Register
 - o Operand is in a register (e.g. add \$t1, \$t2, \$t3)
- Immediate
 - Operand is specified in the instruction directly (e.g. addi \$t1, \$t2, 98)
- Displacement
 - Operand is in memory with address calculated as base + offset (e.g. lw \$t1, 20(\$t2))

Concept #3: Operations in Instruction Set

Data Movement load, store, memory-to-memory move, register-to-register

move, input, output, push, pop

Arithmetic integer or FP add, subtract, multiply divide

Shift Logical shift left/right, rotate left,right, not, and, or, set ,clear

Control Flow jump, branch
Subroutine Linkage call, return
Interrupt trap, return
Synchronisation test & set

String search, move, compare

Graphics pixel and vertex operations, compression/decompression

Amdahl's Law – make the common cases fast. (Load, Conditional branch,

Compare, Store)

Concept #4: Instruction Formats

Instruction Length

Variable-length instructions

- Instructions vary in bytes
- Require multi-step fetch and decode
- Allow for a more flexible and compact instruction set

Fixed-length instructions

- Used in most RISC
- MIPS: Instructions are fixed 4 bytes long
- Allow for easy fetch and decode
- Simplify pipelining and parallelism
- Instruction bits are scarce

Hybrid Instructions

Mix of variable and fixed length instructions

Instruction Fields

Instruction consists of

- **Opcode**: Unique code to specify the desired operation
- **Operarands**: Zero or more additional information needed for the operation

The operation designates the type and size of the operands. Typical type and sizes: Character (8 bits), half-word (16 bits), word (32 bits), single-precision FP (1 word), double-precision FP (2 word).

Concept #5: Encoding the Instruction Set

Issues:

- Code size, speed/performance, design complexity

Things to be decided:


- Number of registers
- Number of addressing modes
- Number of operands in an instruction

The different competing forces:

- Have many registers and addressing modes
- Reduce code size
- Have instruction length that is easy to handle (fixed-length are easier to handle)

A 8 64s
$$\max = 2^{12} - 2^4 - 2^8 + 2 = 3826$$

B 12 64s $\min = (2^4 - 1) + (2^4 - 1) + 2^4 = 46$
C 4 61ts



Datapath

Collection of components that process data. Performs the arithmetic, logical and memory operations.

Arithmetic and Logical operations

add, sub, and, or addi, and, or, slt in this current processor design because we always do "sign

andi and ori is not supported in this current processor design because we always do "sign extension" on immediate value

Data transfer instructions

- lw, sw
- Branches
 - beg, bne

Note: sll and srl can be done by multiplication (which be done by add with loop). J can be done by beq \$zero, \$zero, label if we ignore the difference related to 256MB of blocks.

Instruction Execution Cycle (Basic)

1. Fetch

- Get instruction from memory
- Address is in Program Counter (PC) Register

2. Decode

- Find out the operation required

3. Operand Fetch

- Get operand(s) needed for operation

4. Execute


- Perform the required operation

5. Result Write (Store)

- Store the result of the operation

	add \$rd, \$rs, \$rt	lw \$rt, ofst(\$rs)	beg \$rs, \$rt, ofst							
Fetch	standard	standard	standard							
Decode	o Read [\$rs] as opr1	o Read [\$rs] as opr1	o Read [\$rs] as opr1							
Operand Fetch	o Read [\$rt] as opr2	o Use ofst as opr2	o Read [\$rt] as opr2							
ALU	Result = opr1 + opr2	MemAddr = opr1 + opr2	Taken = (opr1 == opr2)? Target = (PC+4) + ofst×4							
Memory Access		Use <u>MemAddr</u> to read from memory								
Result Write	Result stored in \$rd	Memory data stored in \$rt	if (Taken) PC = Target							


Fetch Stage



- Use the Program Counter (PC) to fetch instruction from memory
 - o PC is implemented as special register in the processor
- Increment the PC by 4 to get the address of the next instruction
 - o Note exception when branch/jump is executed
- Output to the next stage (decode)

Clocking


PC is read during the first half of the clock <u>period</u> and it is updated with PC+4 at the **next rising clock edge**



Decode Stage

- Gather data from the instruction fields
 - Read the opcode to determine instruction type and field lengths
 - o Read data from all necessary registers
- Input from previous stage (fetch): instruction to be executed
- Output to next stage (ALU): operation and necessary operands


Decode Stage Summary



ALU Stage

- Arithmetic-Logic Unit
- Also called the Execution stage
- Performs the real work for most instructions here (calculations)

Input from previous stage (decode): operation and operands Output to next stage (memory): calculation result



ALU (Arithmetic Logic Unit)

 Combinational logic to implement arithmetic and logical operations

Inputs:


Two 32-bit numbers

Control:

- 4-bit to decide the particular operation

Outputs:

- Result of arithmetic/logical operation
- A 1-bit signal to indicate whether result is zero



isZero


ALU ALU

ALUcontrol

(A op B) == 0?

A op B

Memory Stage



- Only the load and store instructions need to perform operation in this stage
 - Use memory address calculated by ALU stage
 - Read from or write to data memory
- All other instructions remain idle
 - Result from ALU stage will pass through to be used in Register
 Write stage if applicable


Input from previous stage (ALU): computation result to be used as memory address

Output to next stage (Register Write): result to be stored

Register Write Stage

- Most instructions write the result of some computation into a register
- Exceptions are stores, branches, jumps

Input from previous stage (memory): computation either from mem or ALU




Control

Control Signal	Execution Stage	Purpose					
RegDst	Decode/Operand Fetch	Select the destination register number					
RegWrite	Decode/Operand Fetch RegWrite	Enable writing of register					
ALUSTC	ALU	Select the 2 nd operand for ALU					
ALUcontrol	ALU	Select the operation to be performed					
MemRead/ MemWrite	Memory	Enable reading/writing of data memory					
MemToReg	RegWrite	Select the result to be written back to register file					
PCSrc	Memory/RegWrite	Select the next PC value					


- The control signals are generated based on the instruction to be executed
 - Opcode -> Instruction Format
 - Example:
 - R-format -> RegDst = 1
 - o R-Type instruction has additional information
 - 6bit funct field
- Idea: Design a circuit to generate these signals based on opcode and funct

NOTE: Input of MUX of MemToReg is flipped.



ALUControl

	ALUcontrol											
Ainvert	Binvert	Operation	Function									
0	0	00	AND									
0	0	01	OR									
0	0	10	add									
0	1	10	subtract									
0	1	11	sit									
1	1	00	NOR									




Intermediate Signal: ALUop

- Use Opcode to generate a 2-bit ALUop signal

Instruction type	ALUop
lw/sw	00
beq	01
R-type	10

- Since both lw and sw are performing ADDITION, they can have same ALUop. Beq is performing SUBTRACTION, so it will need a different ALUop. Lastly, R-type cannot be differentiated by opcode, so we defer to funct instead.



Opcode	ALUop	Instruction Operation	Funct field	ALU action	ALU control
lw	00	load word	XXXXXX	add	0010
<u>sw</u>	00	store word	XXXXXX	add	0010
beq	01	branch equal	XXXXXX	subtract	0110
R-type	10	add	10 0000	add	0010
R-type	10	subtract	10 0010	subtract	0110
R-type	10	AND	10 0100	AND	0000
R-type	10	OR	10 0101	OR	0001
R-type	10	set on less than	10 1010	set on less than	0111

Generation of 2-bit ALUop signal


will be discussed later

Instruction Type	ALUop
lw/sw	00
beq	01
R-type	10

ALUcontrol	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	slt
1100	NOR

	ALI	Jop		Funct Field (F[5:0] == Inst[5:0])											
	MSB	LSB	F5	F4	F3	F2	F1	F0	control						
<u>lw</u>	0	0	Х	Х	Х	Х	Х	Х	0010						
sw	0	0	Х	Х	Х	Х	Х	Х	0010						
beg	øχ	1	Х	Х	Х	Х	Х	Х	0(1)1 0						
add	1	Ø X	1/ X	øχ	0	0	0	0	0010						
sub	1	Ø X	1/ X	ØX	0	0	1	0	0110						
and	1	Ø X	1/X	ØΧ	0	1	0	0	0000						
or	1	Ø X	/X	ØΧ	0	1	0	1	0001						
slt	1	ø x	1/X	øχ	1	0	1	0	0(1)1 1						

- ALUcontrol3 = 0
- ALUcontrol2 = ALUop0 + ALUop1.F1




Control Design: Outputs


_															
		RegDst	ALUSTO	MemTo Reg	Reg Write	Mem Read	Mem Write	Branch	op1 op0						
Ì	R-type	1	0	0	1	0	0	0	1	0					
	lw	0	1	1	1	1	0	0	0	0					
	sw	Х	1	Х	0	0	1	0	0	0					
	beg	Х	0	Х	0	0	0	1	0	1					

Control Design: Inputs

		(Op [5:0]	Opcod	~~~	26])			
	Op5	Op4	Op3	Op2	Op1	Op0	Value in Hexadecimal		
R-type	0	0	0	0	0	0	0		
lw	1	0	0	0	1	1	23		
sw	1	0	1	0	1	1	2B		
beq	0	0	0	1	0	0	4		




Constructing 32bits from 1bit



Big Picture: Instruction Execution

- Read contents of one or more storage elements (register/memory)
- Perform computation through some combinational logic
- Write results to one or more storage elements (register/memory)

All these performed within a clock period



Single Cycle Implementation: Shortcoming

- All instructions take as much time as the slowest one
- Long cycle time for each instruction

Solution #1: Multicycle Implementation

- Break up the instruction into execution steps:
 - o Instruction fetch
 - o Instruction decode and register read
 - o ALU operation
 - Memory read/write
 - o Register write
- Each execution step takes one clock cycle
 - o Cycle time is much shorter, ie. Clock frequency is much higher
- Instructions take variable number of clock cycles to complete execution

Solution #2: Pipelining

- Break up instructions into execution steps one per clock cycle
- Allow different instructions to be in different execution steps simultaneously

Decimal Base-10	Binary Base-2	Octal Base-8	Hexa Decimal Base-16
0	0	0	0
1	1	1	1
2	10	2	2
3	11	3	3
4	100	4	4
5	101	5	5
6	110	6	6
7	111	7	7
8	1000	10	8
9	1001	11	9
10	1010	12	A
11	1011	13	В
12	1100	14	С
13	1101	15	D
14	1110	16	Е
15	1111	17	F
16	10000	20	10

ASCII TABLE

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	00	7	6	G	4	ω	2	1	0	Decimal Hex
1F	Ή	1D	1C	1B	1A	19	18	17	16	15	14	13	12	11	10	T	ш	O	C	В	Þ	9	œ	7	6	ъ	4	ω	2	_	0	al Hex
[UNIT SEPARATOR]	[RECORD SEPARATOR]	[GROUP SEPARATOR]	[FILE SEPARATOR]	[ESCAPE]	[SUBSTITUTE]	[END OF MEDIUM]	[CANCEL]	[ENG OF TRANS. BLOCK]	[SYNCHRONOUS IDLE]	[NEGATIVE ACKNOWLEDGE]	[DEVICE CONTROL 4]	[DEVICE CONTROL 3]	[DEVICE CONTROL 2]	[DEVICE CONTROL 1]	[DATA LINK ESCAPE]	[SHIFT IN]	[SHIFT OUT]	[CARRIAGE RETURN]	[FORM FEED]	[VERTICAL TAB]	[LINE FEED]	[HORIZONTAL TAB]	[BACKSPACE]	[BELL]	[ACKNOWLEDGE]	[ENQUIRY]	[END OF TRANSMISSION]	[END OF TEXT]	[START OF TEXT]	[START OF HEADING]	[NULL]	(Char
63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	Decimal
3F	3E	3D	3C	3B	3A	39	38	37	36	35	34	33	32	31	30	2F	2E	2D	2C	2B	2A	29	28	27	26	25	24	23	22	21	20	Нех
?	٧	II	۸	••		9	00	7	6	51	4	ω	2	H	0	_		•		+	*	_	_	-	ድ	%	-(A	#	=	-	[SPACE]	Char
95	94	93	92	91	90	89	88	87	86	85	84	83	82	81	80	79	78	77	76	75	74	73	72	71	70	69	68	67	66	65	64	Decimal
5F	5E	5D	5C	5B	5A	59	58	57	56	55	54	53	52	51	50	4F	4E	4D	4C	4B	4A	49	48	47	46	45	44	43	42	41	40	Нех
1	>	_	_	_	Z	4	×	8	<	-		S	R	Q	P	0	z	3	_	~	_	-	I	മ	T	т	D	C	8	٨	@	Char
127	126	125	124	123	122	121	120	119	118	117	116	115	114	113	112	111	110	109	108	107	106	105	104	103	102	101	100	99	98	97	96	Decimal Hex
7F	7E	7D	7C	7B	7A	79	78	77	76	75	74	73	72	71	70	6F	6E	6D	6C	6B	6A	69	88	67	66	65	64	63	62	61	60	Нех
[DEL]	1	Ţ	_	~	N	Y	×	٧	<	u	+	w	7	q	0	0	3	3	-	Χ'		_	5	g	-	P	<u>a</u>	C	ь	a	,	Char

Positive Power of 2

27	26	25	2^4	23	2^2	21	20	Exp
128	64	32	16	8	4	2	1	Val
215	2^{14}	2^{13}	212	2^{11}	2^{10}	29	28	Exp Val
2 ¹⁵ 32,768	16,384	8,192	4,096	211 2,048	1,024	512	256	Val
223	2^{22}	2^{21}	2^{20}	219	218	217	216	Exp
2 ²³ 8,388,608	4,194,304	2,097,152	1,048,576	524,288	262,144	131,072	65,536	Val
231	2^{30}	2^{29}	2^{28}	2^{27}	2^{26}	2^{25}	2^{24}	Exp
2 ³¹ 2,147,483,648	1,073,741,824	536,870,912	268,435,456	134,217,728	67,108,864	33,554,432	16,777,216	Val

Negative Power of 2

(
Exp	Val	Exp	Val
 2^{-1}	0.5	2^{-9}	0.001953125
 2^{-2}	0.25	2^{-10}	0.0009765625
 2^{-3}	0.125	2^{-11}	0.00048828125
 2^{-4}	0.0625	2^{-12}	0.000244140625
 2^{-5}	0.03125	2^{-13}	0.0001220703125
 2^{-6}	0.015625	2^{-14}	0.00006103515625
 2-7	0.0078125	2^{-15}	0.000030517578125
2^{-8}	0.00390625	2^{-16}	0.0000152587890625

