

# Benchmarking HPL and HPCG and beyond

Optimization & Performance Analysis on Heterogeneous Clusters

# The Two Benchmarks

- **HPL — Peak Compute Benchmark**
  - Dense linear algebra (LU factorization)
  - Stresses compute pipelines and exposes synchronization costs through panel broadcasts.
- **HPCG — Realistic Memory-Bound Benchmark**
  - Irregular access patterns
  - Dominated by SpMV
  - Stresses memory bandwidth & communication costs




New Mexico

Jack Dongarra  
(Far left)



Clev Moler's PhD  
Student



Michael Heroux

Jack Dongarra


Piotr Luszczyk

# HPCG

NOVEMBER 2021 TOP 5					
	SITE	COUNTRY	RMAX PFLOPS	HPCG PFLOPS	
1	Fugaku	RIKEN	Japan	442	16
2	Summit	DOE/SC/ORNL	USA	149	3
3	Perlmutter	DOE/SC/LBNL	USA	65	2
4	Sierra	DOE/NNSA/LLNL	USA	95	1.8
5	Selene	NVIDIA	USA	64	1.6

The HPC Conjugate Gradient (HPCG) benchmark uses a preconditioned conjugate gradient (PCG) algorithm to measure the performance of HPC platforms with respect to frequently observed, yet challenging, patterns of execution, memory access, and global communication.

The PCG implementation uses a regular 27-point stencil discretization in 3 dimensions of an elliptic partial differential equation (PDE) with zero Dirichlet boundary condition. The 3-D domain is scaled to fill a 3-D virtual process grid of all available MPI process ranks. The CG iteration includes a local and symmetric Gauss-Seidel preconditioner, which computes a forward and a back solve with a triangular matrix. All of these features combined allow HPCG to deliver a more accurate performance metric for modern HPC hardware architectures.




## PRECONDITIONED CONJUGATE GRADIENT SOLVER

```

p0 ← x0, p0 ← b - Ap0
for i = 1, 2, to max_iterations do
  z_i ← M⁻¹r_{i-1}
  if i = 1 then
    p_i ← z_i
    α_i ← dot.prod(r_{i-1}, z_i)
  else
    α_i ← dot.prod(r_{i-1}, z_i)
    β_i ← α_i / α_{i-1}
    p_i ← β_i p_{i-1} + z_i
  end if
  α_i ← dot.prod(r_{i-1}, z_i) / dot.prod(p_i, Ap_i)
  x_{i+1} ← x_i + α_i p_i
  r_i ← r_{i-1} - α_i Ap_i
  if ||r_i||_2 < tolerance then
    STOP
  end if
end for


```



FIND OUT MORE AT  
<http://www.hpcg-benchmark.org/>



# HPCG



s p a r s e

	7					6
	7	6	3		4	
	4	3				
4	2					
				3	2	4

© Matt Eding

DENSE

0	7	0	0	0	0	6
0	7	6	3	0	4	0
0	4	3	0	0	0	0
4	2	0	0	0	0	0
0	0	0	0	3	2	4

# HPL on the Clusters

- **Team CPU Cluster — Baseline CPU Architecture**
  - Dual-socket Intel Sandy Bridge
  - 16 cores, large L3 Cache
- **Hopper CPU Cluster — Modern CPU Node**
  - Dual-socket Intel Xeon Gold 6226R
  - 32 cores, high-bandwidth DDR4
  - Mellanox CX interconnect
- **Easley GPU Node — Heterogeneous Accelerator System**
  - 2× NVIDIA H100 NVL GPUs (HBM3 @ 7.7 TB/s)
  - NVLink + NCCL + NVSHMEM communication stack
  - Ideal for GPU-heavy memory intensive workloads

# HPL Optimization: What We Learned About Compute-Bound Scaling

- **CPU Optimization (Team + Hopper)**
  - Throughput hotspot consistently at **NB = 256**
  - Larger blocks ( $NB \geq 1024$ ) → **L3 cache thrashing + degraded locality**
- **GPU Optimization (Easley H100 NVL)**
  - Achieved **73.1 TFLOPS** (61% of theoretical peak)
  - Requires large NB (**1536**) to saturate tensor cores
  - High memory usage (~95% HBM3) → better occupancy
- **Architectural Insight**
  - CPU performance hinges on **cache fit**
  - GPU performance hinges on **kernel throughput + synchronization jitter**
  - HPL characterizes the **compute ceiling** of each architecture — but not real application behavior.



# HPL on CPUs: Throughput Hotspot at NB = 256

- **Systematic sweep on Hopper (2 CPU nodes)**


- Varied **NB = 32 → 1024**, across 8–64 MPI processes
- Measured GFLOPS for each configuration
- Observed clear performance ridge around **NB = 256**

- **Why NB = 256 Performs Best**

- Fits cleanly in **L3 cache working sets**
- Balances communication vs compute overhead
- Larger blocks ( $NB \geq 1024$ ) overflow cache → **thrashing + stalls**

- **Key Result**

- Peak CPU throughput: **2.46 TFLOPS** at **NB = 256, 64 processes, 1:1 P×Q grid**
- This plateau appears consistently across CPUs, confirming that cache behavior—not raw FLOPs—dominates HPL scaling



# HPL on H100 GPUs: High-Frequency GFLOPS Oscillations

- Observed:
  - 73.1 TFLOPS sustained
  - Rapid oscillations: **~70k ↔ 80k GFLOPS**
  - Aligned with HPL algorithm phases
- Why?
  - **Trailing updates:** compute-intensive → GFLOPS spike
  - **Panel broadcasts:** synchronization wait → GFLOPS dip
- Key Insight
  - Even in dense LA, **communication phases dominate overall performance.**



# Kernel Jitter Analysis: Root Cause of HPL Oscillations

- **Nsight Systems Profiling Findings**

- The primary compute kernel (kernel\_lds\_pipeline) shows **extreme execution-time variance**
- **Coefficient of variation > 460%** across iterations
- Compute kernel jitter aligns precisely with **GFLOPS peaks and valleys**


- **Interpretation**


- During **trailing updates**, the compute kernel runs at full throughput → **GFLOPS spike**
- During **panel factorization + broadcast**, GPU threads stall → **GFLOPS dip**
- Jitter is a *structural consequence* of HPL's alternating algorithmic phases

- **Key Insight**

- **Performance oscillations originate from kernel-level synchronization behavior — not hardware instability or noise.**

# HPL Performance Oscillation Pattern





# Why HPL Alone Isn't Enough: Transitioning to HPCG

- **Limitations of HPL (Dense, Compute-Bound)**
  - Optimistic benchmark: measures *peak FLOP throughput*
  - Dominated by **dense GEMM** with ideal locality
  - Communication pattern: **predictable panel broadcasts**
  - Not representative of LANL's sparse, irregular physics workloads
- **Motivation for HPCG**
  - Designed to mimic **real application bottlenecks (SpVM)**
  - Dominated by **memory bandwidth** and **network behavior**
  - Provides a lower-but-more-realistic view of system performance
- **Key Takeaway**
  - **HPL tells us how fast our hardware *could* be.**  
**HPCG tells us how fast it *will* be for real scientific workloads.**

# HPCG Results Overview: Key Performance Findings

- **CPU Scaling**

- Strong scaling: sublinear due to communication
- Weak scaling: near-linear GFLOPS growth
- Behavior matches Amdahl/Gustafson predictions

- **GPU Scaling**



- For weak scaling ( $256^3$  per GPU):
  - **571 → 1095 GFLOPS**
  - **96% efficiency**

- **Key Insight**

- HPCG performance is tied to **memory bandwidth** and **communication latency**, not FLOPs.

# HPCG H100 Results

- **Result:** H100 is **3.06× faster** than L40S  
**Memory Bandwidth:** HBM3 = 7.7 TB/s vs. GDDR6 = 2.3 TB/s (**3.3× higher**)
- **Conclusion:**  
HPCG performance correlates almost linearly with memory bandwidth.



# Takeaways: Understanding Performance Across Architectures

- **HPL teaches us:**

- Compute-bound limits
- Synchronization bottlenecks
- GPU kernel behavior

- **HPCG teaches us:**

- Memory bandwidth is often the limiting factor
- Communication patterns define scalability

- **Overall:**

Performance = interaction of **algorithm + architecture + runtime environment**.



# Closing

- **I'm excited about the opportunity to contribute to LANL's HPC ecosystem — building tools, runtimes, and systems that make large-scale scientific computing faster, more predictable, and easier for researchers to use.**
- My goal is to do great work and make an impact on the team, contributing to LANL's overall mission.