2	4		
	Description	DATE	ΒX
Improved layout for the USB PHY. Removed unused parts from the design. Added current measurement function to Added filter caps to the VBUS rail input to Changed U9 & U11 package to the QFN.	 Improved layout for the USB PHY. Removed unused parts from the design. Added current measurement function to the TWL4030. Added filter caps to the VBUS rail input and output. Changed U9 & U11 package to the QFN 	8/14/08	GC
Added J12 and J13 to provide access to the R. 2. Added 5 filter caps. Moved the USB Host port from Port1 to Port2. Deleted R1. S. Added 10K pulldown to USB reset signal. Added 10K pulldown resistors as ID function to T. Added series resistor, R53, in the CLK line of t	1. Added J12 and J13 to provide access to the RGB TTL signals on the LCD. 2. Added 5 filter caps. 3. Moved the USB Host port from Port1 to Port2. 4. Deleted R1. 5. Added 10K pulldown to USB reset signal. 6. Added 10K pulldown resistors as ID function to determine board type by reading these pins. 7. Added series resistor, R53, in the CLK line of the HSUSB clock line. May be removed after tessing.	10/1/08	9C
1. Moved the McBSP3_DX signal to pin AB26. 2. Moved the McBSP3_DR signal to pin AB25. 3. Moved the McBSP3_CLKX signal to pin AD25. 4. Changes were to allow access to three PVWM s	 Moved the McBSP3_DX signal to pin AB26. Moved the McBSP3_DR signal to pin AB25. Moved the McBSP3_CLKX signal to pin AD25. Changes were to allow access to three PWM signals from OMAP3530. 	12/16/08	99
 Added series resistor to BKBAT. Added TP to BKBAT to allow access for battery. Added a 47pf CAP and 3.3uH inductor to the S-N 	 Added series resistor to BKBAT. Added TP to BKBAT to allow access for battery. Added a 47pf CAP and 3.3uH inductor to the S-Video feedback resistors. 	2/11/2009 GC	၁၅

	CONTENTS
PAGE NO.	SCHEMATIC PAGE
1	COVER PAGE
2	USB OTG CONNECTOR AND MAIN POWER
3	OMAP3 1 OF 3
4	OMAP3 2 OF 3, JTAG, SWITCHES, LEDS, SVIDEO
5	OMAP3 3 OF 3
9	TPS65950 1 of 2, AUDIO JACKS, LED, 26MHZ, 32KHZ
7	TPS65950 2 of 2, Power Rails
8	USB HOST AND EXPANSION
6	SD/MMC, SERIAL HEADER
10	Q-1/AQ

constitute a reference design. Only "community" support is allowed and DOES via resources at BeagleBoard.org/discuss. *NOT SUPPORTED* This schematic is

gC

10/5/2009

1. Added C141, 22uF in parallell with C97.

2. Added option to allow the USB PHY and CLKOUT to be powered from the VIO_1V8 rail or the VAUX2 rail from the TPS65950. Default is VIO_1V8 rail.

3. Changed 1.8V filer CAP on USB PHY to Z2uf.

4. Made R113 a DNI and installed R112.

Corrected J4 and J5 symbol for the RGB interface. No electrical changes were made.
 Removed battery as an installed component due to availability issues.

Switched to TPS65950 based on the availability of the parts.
 Made the batttery an installed component. Removed parallell resistor.

C3A

C3B

gC

4/21/2009

g

4/30/2009

gC

2/15/2009

GC

1. Made R67 an installed inductor and made R68 a DNI. Switched to LDO powered EHCI USB Phy 1/5/2009

C4A C4B

2

1. Made R112 as a install and a value of 510 ohms. 2. Made R113 a DNI.

1. Changed R72 and R70 to 1.2K to match BOM. 2. Changed R71 and R73 to 1K to match BOM.

C4C

C2

ပ္ပ gC

1/25/201

/18/2011

No changes to design other than the use of a new POP memory device due to availability.

EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. THE ENTIRE RISK AS TO THE QUALITY AND PERFORMANCE OF THE DESIGN IS WITH YOU. SHOULD THE DESIGN DESIGN PROVE DEFECTIVE, YOU ASSUME THE COST OF ALL NECESSARY SERVICING, REPAIR OR CORRECTION. THERE IS NO WARRANTY FOR THIS DESIGN , TO THE EXTENT PERMITTED BY APPLICABLE LAW. EXCEPT WHEN OTHERWISE STATED IN WRITING THE COPYRIGHT HOLDERS AND/OR OTHER PARTIES PROVIDE THE DESIGN "AS IS" WITHOUT WARRANTY OF ANY KIND,



Re C5

က

2

















