



Minimum Circuit needed for production.



Bootstrap	pin	gpio	func_bootstrap	func_operation	on-chip-default-pull
	25	0	Boot Mode: 1:SPI 0:Dnld	BM_SEL	pull-up
	24	2	Boot Mode: 1:NC 0:Dnld		pull-down
	14	12	V_SPL 1:1.8V 0:3.3V	MTDI	pull-down
	23	15	Debug log: 1:on 0:off	MTDO	pull-up
	29	5	SDIO clk pol	SDA	pull-up
*SDIO clk pol can be changed later after booting					

Required setting for serial programming  
pin 25 : 0    pin 24 : 0    pin 14 : 0

Required setting for normal operation after production  
pin 25 : 1    pin 14 : 0    pin 23 : 0



Design Notes:


- ASR-2DF Reference Design can be used in 2 different ways:
- As a Module soldered down to a carrier board or as a Connectorized Module connected via cable to end product control board.
- Soldered Down Module:
- Customer will use castellated pads (J2 and J3) to solder down ASR-2DF to the carrier board.
  - Signals associated with TP1 through TP7 (eg. HOST\_UART\_TX/RX, BM\_SEL, ...) should have corresponding test points on the customer carrier board to allow for programming.
  - 3V3 : Design requires 3.3V at 500mA. 3v3 supply can be supplied off-board on the carrier board OR via the on-board regulator.
  - Care should be taken when using these pins on the carrier board for other purposes:
    - \* HOST\_UART\_TX, HOST\_UART\_RX, FACTORY\_MODE\_N, MTDI, MTDO, SDA, MTMS, BM\_SEL
  - In this configuration, components for the stand alone, Connectorized Module can be no stuffed.

Stand Alone, Connectorized Module:

- Customer will use 6pin cable to connect ASR-2DF to their controller board.
- Pin2 of the cable should be connected to GND (pin1) for normal operation.
- Pin3 is an active high RESET signal.
- VIN : 4.5V to 18V
- Customer will use [H1 - H4] and/or 4 slots (2mm x 0.7mm) to mount ASR-2DF to their housing. H1 through H4 are 80mils in diameter.
- Customer can use M2 or #2 screws to screw down ASR-2DF. Or
- Customer can use Teardrop style PCB support. (eg. <https://www.essentracomponents.com/en-us/pcb-electronics-hardware/supports/standard-snap-lock-supports/pcb-supports-lockin-g-teardrop/mdlsp3-1-01>)




Change Notes:

- [EVT2]
- Fix RC time constants for RESET\_N and power supply EN to fix reboot reason issue
  - Add 32kHz crystal
  - Change pinmap to match updated default pinmap for Plumo-2D
  - Change to new Factory Mode scheme
    - \* Ground FACTORY\_MODE\_N (ne "CTS") to force factory mode
  - \* Added pullup
  - Reorganize to regroup functions
  - Removed reserved I2C bus (SCL/SDA) from external connector
  - Change pinout of J2 and J3 to make routing easier
  - Rename SHIELD pins to RESERVED
  - Revised testpoints needed for programming
  - Added testpoints to back-side (coincident with corresponding pins on J2 and J3)
  - Added BM\_SEL to J3
  - Added mounting pins to schematic symbol of 6 pin connector
  - Shifted J4 up from board edge to give more clearance from castellated pads
  - Added bom variants for connectorized module and module form factors
  - Added extra ground vias to fill in ground pour gaps
  - Updated ESP32 footprint to fix GND pad location
  - Fixed ESP-32 GND pad via locations and sizes.
  - Added pin1 mark to castellation "connectors"
  - Updated documentation on schematic to more clearly define build variants
  - Changed R11 from DNS to 10K resistor and updated variants to correctly stuff that part.
- [DVT/PVT]
- Released under Apache2.0 Open Source License.



RESET\_N is connected to MOD1 pin3 EN pin(and ESP32 CHIP\_PU pin). Holding RESET\_N low will put the module in reset state.

NEEDED for Connectorized Module variant, Optional otherwise




Copyright 2018, 2019 Afero, Inc.

Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at


<http://www.apache.org/licenses/LICENSE-2.0>




Unless required by applicable law or agreed to in writing, software or hardware designs distributed under the License are distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

Mounting Holes



Title	ASR-2DF	Afero, Inc.
Size	Number	Revision
C		PVT
Date:	12/13/19	Sheet of 1 1
File:	Z:\wrk\...\ASR-2DF.SchDoc	Drawn By: SWR / RSB





J2 and J3 have been placed in the current location intentionally so that after the board is routed, the edge will be castellated.


Copyright 2018, 2019 Afero, Inc.

Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at <http://www.apache.org/licenses/LICENSE-2.0>


Unless required by applicable law or agreed to in writing, software or hardware designs distributed under the License are distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

THE INFORMATION CONTAINED IN THIS DRAWING IS THE SOLE PROPERTY OF Afero, Inc.. ANY REPRODUCTION IN PART OR PROPRIETARY AND CONFIDENTIAL		UNLESS OTHERWISE SPECIFIED:	NAME	DATE	Afero, Inc.		
		DIMENSIONS ARE IN INCHES	DRAWN	SR/RSB	12/13/19	TITLE	
		TOLERANCES:	CHECKED				
		FRACTIONAL: ±	ENG APPR.				
		ANGULAR: MACH ± BEND ±	MFG APPR.			Q.A.	
		TWO PLACE DECIMAL ±					
		THREE PLACE DECIMAL ±				COMMENTS:	
		INTERPRET GEOMETRIC TOLERANCING PER:					
		MATERIAL				PVT	
		FINISH					
	NEXT ASSY	USED ON				SIZE DWG. NO.	
	APPLICATION						
		DO NOT SCALE DRAWING				SCALE: 1:1	WEIGHT:
						SHEET 1 OF 1	


Top Layer (Scale: 3)




Signal Layer 1 (Scale: 3)



Signal Layer 2 (Scale: 3)



Bottom Layer (Scale: 3)



J2 and J3 have been placed in the current location intentionally so that after the board is routed, the edge will be castellated.

Copyright 2018, 2019 Afero, Inc.


Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at <http://www.apache.org/licenses/LICENSE-2.0>

Unless required by applicable law or agreed to in writing, software or hardware designs distributed under the License are distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

THE INFORMATION CONTAINED IN THIS DRAWING IS THE SOLE PROPERTY OF Afero, Inc.. ANY REPRODUCTION IN PART OR PROPRIETARY AND CONFIDENTIAL

		UNLESS OTHERWISE SPECIFIED:	NAME	DATE	Afero, Inc.			
		DIMENSIONS ARE IN INCHES:	DRAWN	SR/RSB	12/13/19	TITLE  ASR-2DF Fabrication Drawing		
		TOLERANCES:	CHECKED					
		FRACTIONAL ±	ENG APPR.					
		ANGULAR: MACH ± BEND ±						
		TWO PLACE DECIMAL ±						
		THREE PLACE DECIMAL ±	MFG APPR.			SIZE DWG. NO.		
		INTERPRET GEOMETRIC TOLERANCING PER:	Q.A.					
		MATERIAL	COMMENTS:			SCALE: 1:1 WEIGHT: SHEET 1 OF 2		
			PVT					
NEXT ASSY	USED ON	FINISH						
APPLICATION		DO NOT SCALE DRAWING						












### Drill Drawing View



## Drill Table

Symbol	Count	Hole Size	Plated	Hole Tolerance
□	2	2.03mm	Plated	None
○	2	2.03mm	Non-Plated	None
◇	30	0.63mm	Plated	None
⊗	2	0.80mm	Non-Plated	None
⊕	10	0.70mm	Plated	None
◆	126	0.25mm	Plated	None
☆	5	0.76mm	Plated	None

### Layer Stack Legend

	Material	Layer	Thickness	Dielectric Material	Type	Gerber
		Top Paste			Paste Mask	GTP
		Top Overlay			Legend	GTO
	Surface Material	Top Solder	0.010mm	Solder Resist	Solder Mask	GTS
	Copper	Top Layer	0.036mm		Signal	GTL
	Prepreg		0.170mm	FR408	Dielectric	
	Copper	Signal Layer 1	0.018mm		Signal	G1
	Core		0.381mm	FR408	Dielectric	
	Copper	Signal Layer 2	0.018mm		Signal	G2
	Prepreg		0.170mm	FR408	Dielectric	
	Copper	Bottom Layer	0.036mm		Signal	GBL
	Surface Material	Bottom Solder	0.010mm	Solder Resist	Solder Mask	GBS
		Bottom Overlay			Legend	GBO
		Bottom Paste			Paste Mask	GBP

Total thickness: 0.848mm

- 1) Fab material: Isola FR408 or 370HR or equivalent lead free process capable material.
- 2) Lead-free ENIG finish.
- 3) GREY Solder Mask.
- 4) WHITE Silk Screen
- 5) Vias are to be filled with non-conductive material

Copyright 2018, 2019 Afero, Inc.

Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at <http://www.apache.org/licenses/LICENSE-2.0>

Unless required by applicable law or agreed to in writing, software or hardware designs distributed under the License are distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

THE INFORMATION  
CONTAINED IN THIS  
DRAWING IS THE SOLE  
PROPERTY OF  
Afero, Inc.. ANY  
REPRODUCTION IN PART OR  
WHOLE IS PROHIBITED.  
PROPRIETARY AND CONFIDENTIAL

		UNLESS OTHERWISE SPECIFIED:  DIMENSIONS ARE IN INCHES TOLERANCES: FRACTIONAL ± ANGULAR: MACH ± BEND ± TWO PLACE DECIMAL ± THREE PLACE DECIMAL ±  INTERPRET GEOMETRIC TOLERANCING PER:  MATERIAL  FINISH  DO NOT SCALE DRAWING	DESIGNED:	NAME	DATE	Afero, Inc.			
			DRAWN	SR/RSB	12/13/19				
			CHECKED			TITLE  ASR-2DF Fabrication Drawing			
			ENG APPR.						
			MFG APPR.						
			Q.A.						
			COMMENTS:  PVT						
						SIZE	DWG. NO.		
NEXT ASSY	USED ON								
APPLICATION			SCALE: 1:1				WEIGHT:		SHEET 2 OF 2