

reqLayer

L2-L3 bus

respLayer

TC1

t_{resp}

$t_{\text{req}} + t_{\text{L3}}$

t_{resp}

Timeline

