

L2-L3 bus — { reqLayer  
                  respLayer  
                  L3 respPort


.....

membus — { reqLayer  
              respLayer  
              memCtr  
              mem respPort

$T_{L2L3bus}$   $T_{L2L3bus}$



$T_{membus}$



Timeline



TC0



TC1