

GST  $\rightarrow$  10-100 transistors, gates, FF, latch

mST  $\rightarrow$  counter, mux, adder, ALU.

$\mu$ P  $\rightarrow$  Intel 4004 (first, 4 bit  $\mu$ P,  
CPU on a chip)

uC  $\rightarrow$  Intel 8048, CPU, RAM, ROM, BUS etc.  
on a chip.

VLSI  $\rightarrow$  20K - 50K transistors,  
DSP, RISC, 16 / 32 bit  $\mu$ P

ULSI  $\rightarrow$  750K transistor,  
64bit  $\mu$ P.



কি কি একে →

- \* CPU 300MHz 8,16,32 bits
- \* RAM - 256 KB
- \* ROM
- \* Timer/Counter
- \* Sys Bus
- \* Serial port/Serial interface
- \* I/O ports

4004 - 4 bit

4090

8008

8080 - 8 bits

8085

(8086 - 16 bits > 1MB) same type

8088

80286 - 16 bits 16MB

80386 - 32 " 4GM

80486


Pentium (P5)

RISC

Titanium (P7)

small cost, size,  
low power consumption  
(high) reliability  
versatility.


## Embedded System [automation]



\*\* Moore's law (1965) → cramming more components onto IC

\*\* bank-এর math - যদি সাধাৰণক বাকি ৩ টি হ'ল মোড হ'ব

আৰু serial wise bank-২ data বাবেৰ.



transistor  
 $1x$  in 3 years (DRAM rule)

## Processors

### Single


( $1/2$  data  $\rightarrow$   $1$  operation) [1 operation]

SISD formulation Single instruction single data.

- \* instruction decoded by CU.

- \* CU sends it to PU for execution

- \* Old gen, mini, workstation comp.




- \* ins. execute sequentially.

- may / not have internal parallel processing capabilities

- \* can be achieved by multiple functional units or pipelining.

### Scalar ISA



Add. d. r3, r1, r2.

$$\begin{array}{l}
 \boxed{a_1 + b_1 = c_3} \\
 \boxed{a_2 + b_2 = c_3} \\
 \vdots \\
 \boxed{a_n + b_n = c_n}
 \end{array}$$

for  $i=1$  to  $n$ .

$$c[i] = a[i] + b[i]$$

end

Vector .  
(Exploits data parallelism)

[N operation]

- \* arrays.


- \* max. vectors supported by vector ISA  $\rightarrow$  MVL

- max. vector length.

- typically = 64 - 128 range 64 - 4996.

### vector ISA

add v.d v3, v1, v2.



$$\begin{array}{c}
 \boxed{a_1 + b_1} \\
 \boxed{a_2 + b_2} \\
 \vdots \\
 \boxed{a_n + b_n}
 \end{array}
 = \begin{array}{c}
 c_1 \\
 c_2 \\
 \vdots \\
 c_n
 \end{array}$$

$$c[1:n] = a[1:n] + b[1:n]$$

## CISC (assembly)

VS

## RISC (mips)

- \* Hardware
- \* multiple ins of sizes + formats.
- \* less registers needed.
- \* More addressing modes
- \* extensive use of microprogramming
- \* ins. take varying amount of cycle
- \* Pipelining → difficult

## Software

- \* same set with few formats
- \* more registers.
- \* fewer addressing mode
- \* complexity in compiler
- \* ins. take 1 cycle.
- \* easier → pipelining.

pipeline: one p.stage at a clock cycle.

Supipeline: 2 p.stage at a clock cycle

Increases the level of parallelism by more than 1 ins. being in pipeline at the same time.

f<sup>n</sup> splits into 2 non overlapping parts and each executes in half a clock cycle

Superscalar processors: multiple f<sup>n</sup> unit is manipulated

maintain parallel pipeline and perform one pphn stage at one clock cycle


Problems:



No dependency




Data dependency (Data Hazard).



Procedural dependency  
(branch hazard)


resource conflict  
(structural hazard)



Solutions (PTO)

## SOLUTIONS:

20 steps



(Intel) Hyper-Threading techn.: \* better for multitasking.  
 \* do more wait less.  
 \* like freeway with multiple car lanes instead just 1.  
 → \* 2 threads per core - 4 core sys. allow 8 threads.

## HYPERTHREADING

- \* Allows a single processor to operate like 2 separate processors.  
 - to operation sys and app. prog.

\* 2 virtual cores

- \* Divided into two virtual/logical process but actually a physical process.




## MULTITHREADING


- \* Allows multiple threads to exist within the context to the process so they execute independently but share their process resources.

- \* process is divided into multiple thread.

## MULTICORE



## MULTIPROCESSORS



(MP) architecture

Processor 0  
Processor 1  
bus

- \* Pipeline is within CPU.
  - \* Cores are the actual CPU pipelines has its own L1 cache for data
  - \* Concurrent execution - runs two/more prog in overlapping time phases.
- single core
- Parallel execution / multicore
- ↓  
real way in which multiple tasks are done.


### CORE

VS


### THREAD

- \* unit of CPU
  - \* increases work accomplished at a time
  - \* Actual hardware component
  - \* Context switching.
  - \* single process unit
- \* unit of execution on ~~single cores~~ concurrent
  - \* improves throughput, computational speed-up.
  - \* Virtual component manages the tasks
  - \* use multiple CPUs for operating numerous processes.
  - \* multiple processing unit

### Single Core Architecture:



### Multi Core:



## IN ORDER

1. Ins. Fetch.
2. If operands (input) available in registers, then the ins. dispatched to the func. Unit.
3. If 1/more operands are during the current clock cycle, they are fetched mem.
4. Ins. executed by the appropriate FU.
5. FU writes results back to the register file.

So mainly IN Order (orderly) है।

Ins. fetch करे, register - 2 operand - तो  
कहुंचा wait करे, लाएं उत्तर Func. Unit  
- 2 चल याएँ - करने के समय execute करे  
→ writes back to register file.

VS


## OUT OF ORDER

1. Ins. Fetch.
2. Ins. dispatch to an ins. queue.  
(ins. buffer or reservation stations)
3. Ins. stays in queue until input operands are available.
4. It can leave the queue before older ins.
5. Ins. issued to the appropriate FU and executed by that unit.
6. Results are queued.
7. Only after all older files are ins have their results written back to the register file then this result written back to the register file.  
It's called GRADUATION or RETIREMENT STAGE.

Out of Order - जो अचूक order नहीं।

ins. तो queue/reservation station  
उत्तर - यादः operand गणना करे  
तो instruction तब्दिवारे FU unit  
गिए बाटु नाहे आवश्यक answer  
queue तो wait करे, यास  
प्राप्तिकरून यादः फैसला 2) register  
file - 2 write करे, इसके  
graduation/retirement stage तो।

## μP Based Personal Computer Sys:



④ Sys. Bus: Control lines, Address bus and data bus constitute the system bus and are guided in parallel to the bus slots.

Peripheral Bus: 8 bit devices. [capable of transferring 8 bits of data at the same time]

⑤ Bandwidth - Speed [key diff]: bandwidth is the capacity available for use in data transmission while the speed is the data transfer rate.

### Bus architectures used:

ISA standard PIB 80286	16-bit devices 8MHz - 8MB/s.	Function at 8MHz reduces the performance of disk and video interfaces.
EISA 80386-80486. (compatible with earlier)	32-bit devices 8MHz - 33MB/s.	
VESA Local Bus (VL) interface disk and video to μP.	32 bit μP (Latest 64 bits) competes with PCI	
PCI - Peripheral Component Interconnect BUS	32/64 bits Bus Speed 33MHz	
VESA Local BUS.	64-bit same clock speed as μP.	
USB - Universal Serial Bus - connects keyboard, mouse, modem, and sound cards with μP. → serial Datapath and twisted pair of wires → supports separate power supply for sound sys. reduces noises.	data sequentially USB 1 - 10 Mbps. USB 2 - 480 Mbps [twisted reduces wires, cost]	interface reduce cost
Advanced Graphics Port (AGP) - data transfer between video card and μP.	64 bits data path. 66 MHz - 5.33 Mbytes/second. Latest 8X (8x266 MB/s) or 1 Gbytes/s.	twisted pair

- Serial ATA interface (SATA) - with HD to PC
- PCI Express bus operates video cards at 6.3 Gbps


SATA - 2.300MB/s.

4GHz (Gen3) Speed.


Integrated Drive Electronics (IDE) interface.

SATA - Serial Advanced Technology Attachment (on Serial ATA)

### BUS Interfaces



### BUS Operations



## MEMORY MAP OF the PC.

XMS - Extended memory sys.

[No extended mem sys in 8086, 8088]

80286 / 80386SX → 15M bytes.

80386SL / SLC → 31M bytes

80386EX → 63M bytes

80386DX, 80486, Pentium → 1095M bytes.

Pentium Pro → 64Gbytes. (64GB - 1MB)

64G less 1M for Servers

4G less 1M " PC.

Extended Mem

Extended mem

SP

389KB

TPA

640KB

1MB.

Read Before 80286:

Real mode provides no support for memory protection, multitasking, or code privilege levels.

After 80286:

DIFFERENCE b/w REAL and PROTECTED Mode.

Protected mode.

\* Transient- Program Area (TPA) is a DOS concept.

\* System Area (389KB) \*\*\*

640KB \*\*\*

- 1MB.

TPA → [0x0000 - 0xFFFF] : 640KB (0000 - FFFF) → 20 bit address

MSDOS program
Command.com
Device drivers → Mouse.sys
msdos program
Io.sys program
DOS.com
Bios.com. area
Interrupt vectors

→ 0FFFF TPA.

→ 08E30

→ 08490

→ 02530

→ 01160

→ 00700

→ 00500

→ 00100

→ 00000

## Interrupt Vector table :

[82-255]

→ user defined (each 4 bytes)

Free TPA - ~~to~~ code लागू - प्रोग्राम access करते (255 entries)  
interrupt-10  
1 byte each

14-31 Reserved

IVT contents →

8bit	8bit	8bit	8bit
Segm. High	Segm. Low	Offset high	Offset low

3B      2B      1B

\* helps to access features of DOS, BIOS and apps.

ISR (Interrupt Service routine)

IVT-14-31 OS reserved  
32-255-user-10

## BIOS and DOS Com. Area:

↓ EPROM/Rom → यात्रा

Basic I.O. system

Temporary Data राखें

\* [ transient data राखें तभीला program use करो.  
To access I/O devices and internal features ]

\* Hard disk-1 वाला डाटा अथवा DOS-1 data राखें

\* program off होये तो डाटा vanish होते हात्ते,

## MSDOS area: Controls operation of Com.sys.

## I/O sys: \* DOS start करता है HD डिस्क load करता

\* Contains link programs for I/O devices

## Command.com: Controls PC, I/O devices when working in DOS.

## Free TPA: TSR program (Terminate and Stay Resident)

↓ repeatedly लागू करना program करता है

\* runs under DOS

\* uses sys call to return control to DOS as though it has finished.

\* but remain in comp. mem - so can be REACTIVATED later

\* partially overcome DOS's limit of executing only 1 program/task at a time.

\* Used only in DOS not WINDOWS.

\* UTILITY SOFTWARE called by PC several times a day, while working in another program, using a HOTKEY.

\* Early/popular example - BORLAND SIDEKICK.

\* Serve as device drivers for HD. thus OS doesn't support

→ original call: INT 27h is called TSR.

(↳ used to make up to 64 KB of program's mem resident)

improved call (by ms-DOS version 2) → INT 21h/31h.

(↳ removed limitation of 64KB INT 27h and let program return an exit code.)

⇒ System Area: Rom/Flashmem(EEPROM)/R/W mem for data storage

Contains programs:

ROM, EEPROM, Areas of RAM.

Bios System ROM	64KB	→ FFFF	
Basic Language ROM (Only on early PCs)	64KB	→ F0000	(IBM cassette) ① set up computer (2 control basic I/O sys) BIOS uses 286
Free area	96KB	→ E0000	Rom - I/O controller areas
Hard disk controller ROM		→ C8000	
LAN controller ROM		→ C0000	→ located on ROMy/Flash mem. DOS video display is controlled
Video BIOS ROM	32KB	→ B0000	
Video RAM (text area)	64KB	→ A0000	Memory Map IO * covers 128KB area.
Video RAM (graphics area)			

video RAM: 128KB  
64KB (bitmapped)  
64KB (text)

depends on  
video adapter

Free memory sys:

- \* expanded mem in PC
- \* upper mem sys in AT.

Video BIOS:

\* program द्वारा DOS video display  
control करता है.


\* ROM/EPPROM - 2 located.

HD controller : ] → HD Rom/BIOS.  
LAN " " : ]

3 ways system Bus can be allotted to Memory and I/O:

1. Separate set of address, control and data bus to I/O and mem (PMIO) <sup>mouse, keyboard</sup> <sup>isolated</sup>
2. Common Bus (data - address); separate control lines.
3. " " (data, address, control). memory mapped procedure (MMIO) <sup>display</sup>

Simple - cause diff. address space and instruction - but more buses.




16 bit IO address  
8086; 20 bit mem 00000-FFFFFH

MWTC - mem-write  
MRDC - " read  
IOWE - IO write  
IORC - IO read

\* same set of ins.


\* addressing capability of mem less as some part is occupied by IO.

MMIO ↗



\* Common data-address buses


Up 8086 → 20 bit memory (00000-FFFFF)  
→ 16 bit I/O address



## Basic I/O Architecture

MMIO and PMIO combinedly operate system  $\rightarrow$  2TC

DRAM (main memory)



~~Geometric~~ There are two devices here, NIC and sound card. Suppose a data can come from another computer, that NIC wants to transfer in memory - NIC needs help from processor as it can not transfer data alone, it has to do it through processor. So, NIC will send a request to processor (<sup>via PIC</sup> interrupt Request (IRQs)). Now processor will see if these interrupt request (INTR) is enable or not. If INTR is enable the processor will receive the request. After receiving request processor will send an acknowledgement and through Databus PIC lets processor know the interrupt number. Then processor sends the number to memory (IVT). IVT will detect the address by the interrupt number and find the code in ISR NIC.


That code has some mapped port numbers which are actually the register numbers of NIC (example - status register / flag register etc.). Which means reaching ISR NIC and writing anything in the code will let NIC ports know the issue, then NIC can read the instructions and transfer the data. Thus both MMIO and IO mapping is

## I/O Space 16 bits $\rightarrow$ D000H - FFFFH

\* helps accessing 64K-8bits devices

32K - 16 " "

16K - 32 " "



| তুলনা 32bit (4byte)  
পার্টিউল 16 K devices.

\* Mother board - ১০ ০000-০0FF  $\rightarrow$  address assign করা

\* ISA Bus - ১০ ৩০০০-৫০FF  $\rightarrow$  communication-এর ক্ষেত্রে ০1০০H - ০3FFH assigned  
plugin cards

## Programming Model

### Visible

- \* Registers used visibly
- \* 8086 to Core2 register

### Invisible

- \* backend - ক্ষেত্রে ব্যবহৃত
- \* 80286 - protected mode  
ক্ষেত্রে ব্যবহৃত

### Registers:

- ① General/Multipurpose : (AX) accumulator - mul, div, offset  
(BX) Base - offset address.  
(CX) Count - loop, rep, shift  
(DX) Data - memory, result of mul  
(BP) Base pointer - mem location  
(SI) Source index - source data str.  
(DI) Destination index - dest " "  
(SP) Stack pointer - address in stack

8bit ক্ষেত্র

(AL, AH)

(BL, BH)

(CL, CH)

16 bit  
registers

General ক্ষেত্র - cause 8086, 8088, 80286, 80386, and above  
32 bit registers এর (ভবিত্বে share করে)

multipurpose cause - \* বিভিন্ন ক্ষেত্রে use করি

\* \* \* \* \* यहाँ general registers 80386 or 32 bits processor में सुलझे use करिए 32 bit नाम सामने लिखा गया है। [जो 32 bit register example RAX, RBX, etc. etc. RSI etc.]

\* \* \* RAX, RBX etc 64 bit processor-में use होते हैं क्योंकि 32 bit जैसे लोगों द्वारा RAX, RBX, RSI etc. use करिए जाते हैं 64 bit But 64 bit registers (RAX, RBX etc) can be used for 32 bit processor. 32 bit registers can be used for 16 bit processor.

जो यह 64 bit - 20 बिट्स 64 bit register - इसकी lower part + 8 बिट्स use करना possible होता है 32 bit (exple-RAL, RBL etc.)

जो यह 32 bit - 16 बिट्स lower part 16 bit so incompatible for 16 bit processors (RAL, RCL etc). (EAL, ECL etc).

Thus, pentium 1 / Core 2 is compatible to run in 80386 or 8086 and 80386 is compatible for 8086, 8088 etc.

R10B, R9B → माने 8 bits — byte. (B लागाना)


R8B, R9W → " 16 bits — words

R9D → (D लागाना माने 32 bits) — Data

R9/R10/R8 → 64 bit

② Special Purpose register: यह लोटी functions की value user visibly change करते नाहिये तो — invisibly यहाँ possible but not visibly. Exple-Flags (condition/control operation); IR—Instruction pointer - next ins. address; SP—segment register

So, RFlags, RIP, RSP, segment Registers (CS, DS, ES, SS, FS, GS)




## Flag Registers

Microprocessor-ପ୍ରତିକାଳର ଅନୁଷ୍ଠାନିକ ଅନୁଷ୍ଠାନିକ

RFlags  $\rightarrow$  64 bit, EFlags  $\rightarrow$  32 bits

8086, 88, 80186, 80188  $\rightarrow$  16 bit, 11 bit use କରାଯାଇଥାଏ



C  $\rightarrow$  Carry bit, carry store କାମି

P  $\rightarrow$  parity bit, even no. 1  $\rightarrow$  0  
odd no. 1  $\rightarrow$  1

Flag bit ALU - ସ୍ଟୋର  
change ସ୍ଟେଟ - just data  
transfer - ୧ ସ୍ଟେଟ ନାହିଁ।

A  $\rightarrow$  auxiliary Carry, binary-ୱେ ଅଧିକ କାର୍ଯ୍ୟ କରିବାକୁ କାର୍ଯ୍ୟ କରିବାକୁ

BCD addition

$$\begin{array}{r}
 (678)_0 = 0110 \\
 + (535)_{10} = 0101 \\
 \hline
 (1213)_{10} = 1011
 \end{array}
 \quad
 \begin{array}{r}
 0111 \\
 0011 \\
 \hline
 1010
 \end{array}
 \quad
 \begin{array}{r}
 1000 \\
 0101 \\
 \hline
 1101
 \end{array}
 \quad
 \begin{array}{r}
 1 \\
 1 \\
 1 \\
 3
 \end{array}
 \quad
 \text{→ subtract 10}$$

$$\begin{array}{r}
 \text{Binary-ୱେ} \quad 0110(6)_{10} \\
 \text{subtraction} \quad 1011 \quad 1010 \quad 1101 \\
 (-) \quad 0110 \quad 0110 \quad 0110 \\
 \hline
 1 \quad 0010 \quad 0001 \quad 0011
 \end{array}$$

auxiliary carry,

Z  $\rightarrow$  zero flag - value zero ନାହିଁ 0, ଏବଂ ଆମାଜାଲେ 1

S  $\rightarrow$  sign flag bit - positive - 0; negative 1

T  $\rightarrow$  Trap  $\rightarrow$  debugging mode  $\rightarrow$  1  
normal "  $\rightarrow$  0

I  $\rightarrow$  interrupt bit  $\rightarrow$  1. ଯାଏ enable, 0 ମାନେ disable | STI, CTI  
INRT pin

D  $\rightarrow$  direction flag  $\rightarrow$  increment  $\rightarrow$  0 | ଫୋର୍ମାଟ୍ କରାଯାଇଥାଏ set କରାଯାଇଥାଏ  
decrement  $\rightarrow$  1 | STD (set Dflag) dec ହେବେ; CLD (clear Dflag)  
inc ହେବେ

O → Overflow flag (addition-এতে ক্ষেত্র আগে আসলে ১  
চিহ্ন ঘোষণা করে ০).

NF → nested task flag (subtask কর্তৃত যথম ১ ঘোষণা)

RF → resume flag (debugging mode-এতে বার্টে, একটি আবর্ত কর্তৃত আগে ১ থাকে)

VM → Virtual mode (virtual mode-এ run করালে ১),  
AC → alignment Technique (Only present in 80986SX that is set to 1 if  
a word or double word is addressed; 80487SX also uses it)

VIF → Virtual interrupt flags (Pentium-এ স্মৃতি আগে ; a copy of interrupt  
flags)

VIP → " " Pending (Pentium-এ স্মৃতি, gives info of interrupt  
pending)

ID → (Identification) → Pentium -এ CPUID, version number,  
manufactures info. CPUID-তে আজে  
চির্ণবী তা বল

IOPL (IO-privilege level) → used in protected mode.

IOP - 00 . (আজে highest level privilege ফি কে নাকি ছে স্ট্যাটাস)  
IOP - 01 (" lowest " . " " " " )

REAL MODE Addressing / Conventional/DOS memory

\* Just TPA আগে system area-তে একে করে, শার্টডে করে না (1m bytes)

Offset address → 16 bit

Segment 111 → 20 bit

Segment Address	Offset address
20 bit	16 bit

$$\text{Physical mem address (EA)} = \frac{\text{20 bit segment}}{\text{base}} + \frac{\text{16 bit offset}}{\text{limit}}$$

8086 / 8088-এতে segment address-এর upper 16 bit বাইটের base  
যাকি ব্যবহৃত হয়।

$$\textcircled{S} EA = \text{seg}(4 \text{ bit} \ll 1) + \text{limit}$$

Example : Segment register 2000H এলে starting address 20700H

Ending address 2FFFFH → (2000H + FFFFH)

$$\text{or } " " 2100H \text{ এলে SA} = 21000H ; \text{ End} = 21000H + FFFFH = 210FFH$$

\* Real mode allows relocation — emergency program - ଯାହା ଆମରୀ କାହାରେ  
 free space of HD - ଛାଇଲେ reload ନା କାହାରେ program  
 ଅନ୍ୟ address - ଏବେଳେ relocate କାହାରେ (using relocatable  
 just base register କି ଚାହେ କାହାରେ ଥିଲା)  
 EA = CS : [IP]  
 start segment , offset

Advantage of Real Mode : Relocation of segment register

Disadvantage " " " : Complex h/w system for memory addressing..

- paragraphing use ଯାହାରେ starting address - ୧୦୨୦୧ିଏ

last byte always ୦୨୩୫୨ ନାହିଁ; ୧୦୨୦୦ିଏ - ୧୦୨୦୧ିଏ  
 ୧୦୨୦୧ିଏ କାହାରେ possible .

16 byte boundary in mem. system (Paragraph boundary)

- address computational delay .

- not protected :

### Protected Mode

Both 1M byte + extended area - ଏହାରେ

ବାନ୍ଦା କାହାରେ

- used in 80286 to above

- windows operates. WIN32 environment

- no paragraph boundary (segment starts anywhere).

- segment registers hold selector (selects descriptor from descriptor table).

↓  
describes memory segment location  
privileges, length  
access rights

Math: Segment reg → DS/CS/ES.

13 bit	3 2 10	1bit	2bit	Selector	TI	RPL	RPL → required priority level
--------	--------	------	------	----------	----	-----	-------------------------------

00 highest (kernel)

01 (device driver)

10 (OS service)

11 lowest (application)

TI = 0 global descriptor

TI = 1 local "

### Flat Mode

Pentium base computer .

- not support real mode operation

- 64 bits system + flat memory system (- program as a single contiguous address space).

- no segmentation .

- no use of segment register

- Starting address = 0000 0000 00 H

End " = FFFF FFFF FFH

So address 40 bits .




64 bit processor. ଯିଲାପୁ 40 bit

address memory cause 40 bit pin

available - କାହାରେ ନାହିଁ so 64 bit


so 64 bit address length .

## CHAPTER 2



Course 64-bit descriptors.

## CHAPTER 2




Note: Some of the letters used to describe the bits in the access rights bytes vary in Intel documentation.

**FIGURE 2–7** The access rights byte for the 80286 through Core2 descriptor.

**FIGURE 2–7** The access rights byte for the 80286 through Core2 microprocessors.

The requested privilege level is 10 and the access rights byte sets the segment privilege level at 11. Access is granted because 10 is higher in priority than privilege level 11. Privilege levels are used in multiuser environments. Windows uses privilege level 00 (**ring 0**) for the kernel and driver programs and level 11 (**ring 3**) for applications. Windows does not use levels 01 or 10. If privilege levels are violated, the system normally indicates an application or privilege level violation.

Figure 2–9 shows how the segment register, containing a selector, chooses a descriptor from the global descriptor table. The entry in the global descriptor table selects a segment in the memory system. In this illustration, DS contains 0008H, which accesses the descriptor number 1 from the global descriptor table using a requested privilege level of 00. Descriptor number 1 contains a descriptor that defines the base address as 00100000H with a segment limit of 000FFH. This means that a value of 0008H loaded into DS causes the microprocessor to use memory locations 00100000H–001000FFH for the data segment with this example descriptor table. Note that descriptor zero is called the null descriptor, must contain all zeros, and may not be used for accessing memory.



**FIGURE 2–8** The contents of a segment register during protected mode operation of the 80286 through Core2 microprocessors.

## ✓ FLAT MODE MEMORY

The memory system in a Pentium-based computer (Pentium 4 or Core2) that uses the 64-bit extensions uses a flat mode memory system. A flat mode memory system is one in which there is no segmentation. The address of the first byte in the memory is at 00 0000 0000H and the last location is at FF FFFF FFFFH (address is 40-bits). The flat model does not use a segment register to address a location in the memory. The CS segment register is used to select a descriptor from the descriptor table that defines the access rights of only a code segment. The segment register still selects the privilege level of the software. The flat model does not select the memory address of a segment using the base and limit in the descriptor (see Figure 2–6). In 64-bit mode the actual address is not modified by the descriptor as in 32-bit protected mode. The offset address is the actual physical address in 64-bit mode. Refer to Figure 2–15 for the flat mode memory model.


This form of addressing is much easier to understand, but offers little protection to the system, through the hardware, as did the protected mode system discussed in Section 2.3. The real mode system is not available if the processor operates in the 64-bit mode. Protection and paging are allowed in the 64-bit mode. The CS register is still used in the protected mode operation in the 64-bit mode.

In the 64-bit mode if set to IA32 compatibility (when the L bit –0 is in the descriptor), an address is 64-bits, but since only 40 bits of the address are brought out to the address pins, any address above 40 bits is truncated. Instructions that use a displacement address can only use a 32-bit displacement, which allows a range of  $\pm 2G$  from the current instruction. This addressing mode is called RIP relative addressing, and is explained in Chapter 3. The move immediate instruction allows a full 64-bit address and access to any flat mode memory location. Other instructions do not allow access to a location above 4G because the offset address is still 32-bits.

If the Pentium is operated in the full 64-bit mode (where the L = 1 in the descriptor), the address may be 64-bits or 32-bits. This is shown in examples in the next chapter with addressing modes and in more detail in Chapter 4. Most programs today are operated in the IA32 compatible mode so current versions of Windows software operates properly, but this will change in a

## Memory Interface :

- Objectives
- ① speed mismatch.
  - ② addressing




(1) speed mismatch  
(2) address space "

उपर दो तरीके  
interfacing करें.

- Address policy:
- ① Address decoder.
  - ② Programmable Logic Device (PLDs)
  - ③ Interfacing Memory to Data Bus.

Memory Unit: write → new info in mem(store)  
read → store mem out (transfer)

↓  
Rom (R)      RAM. (R/W)



expl. 2716. [ 11 address (A) pins.  
8 output (O) "

PD/PGM (Programmable) CS select (read/write)  
V<sub>PP</sub> → 25V first + pulsing PGM  
while holding CS — program the device.  
modify करा याएँ

RAM

Address = 11 pin (A<sub>0</sub>-A<sub>10</sub>)  
Data in/out = 8 pin (DQ<sub>0</sub>-DQ<sub>7</sub>)  
CS = selection  
OE = read  
WE = write

slowest SRAM → 250 ns access time

Address Decoder: μm = 20 address pin (1M)  
EROM = 11 " " (2KB)

mismatch होने से क्या करें?

Expl. Nand gate decoder

... 1111 1111 1XXX XXXX XXXX  
FF800H = 1111 1111 1000 0000 0000  
FFFFFH = 1111 1111 1111 1111 1111  
" " 1000 1000 1000 1000 1000  
Same 8 bit Nand gate का फूलाब

Ques: 2716 EPROM Decoder NAND Gate Decoder decodes Memory location FF800H - FFFFFH

EPROM →


$\bar{CS}$  → selector

A<sub>0</sub> - A<sub>10</sub> - address line


D<sub>0</sub> - D<sub>7</sub> - data line

PB/PGM - powerdown/ program

V<sub>PP</sub> = 25/12.7V




3 to 8 line Decoder: (74LS138).



Exercise from book:


(18)  $DF800H = 1011\ 1111\ 1000\ 0000\ 0000_2$   
 $DFFFFH = 1011\ 1111\ 1111\ 1111\ 1111_2$

some



$2709 \rightarrow 512 \times 8$   
 $2708 \rightarrow 1K \times 8$   
 $2716 \rightarrow 2K \times 8$   
 $2732 \rightarrow 4K \times 8$   
 $2764 \rightarrow 8K \times 8$   
 $27128 \rightarrow 16K \times 8$   
 $27256 \rightarrow 32K \times 8$   
 $27512 \rightarrow 64K \times 8$   
 $271024 \rightarrow 128K \times 8$

(16)  $40000H = 0100\ 0000\ 0000\ 0000\ 0000\ B$   
 $407FFH = 0100\ 0000\ 0111\ 1111\ 1111\ B$



Address decoding using 3 to 8 decoder:

- \* Design circuit to address memory range F0000H - FFFFFH using 74LS138 (3 to 8 decoder) and 2764 (8Kx8) EEPROMs.

801<sup>n</sup>:  $F0000H = 1111\ 0000\ 0000\ 0000\ 0000\ B$   
 $FFFFFH = 1111\ 1111\ 1111\ 1111\ 1111\ B$


↓  
वाले decoder-का मात्रा  
address line.

Here, 8Kx8 EEPROM

so,  $2^3 \times 2^{10} \times 8 = 2^3 \times 8$ .

decoder का input  $C_2$


13 bit address line.



(21) Range = 70000H - 7FFFFH ; EPROM  $\rightarrow$  2764 which means 8Kx8 EPROM  
 $= 2^3 \times 2^{10} \times 8$  B  
 $= 2^{13} \times 8$  B  
 13 address lines.


19 18 17 16	15 14 13 12	11 10 9 8	7 6 5 4	3 2 1 0
70000 = 0111 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	0000 0000 0000 0000	0000 B
same.				
address line				

7FFFF = 0111 1111 1111 1111 1111 B



Quiz-9(3) Range : D8000H - FFFFFH 5 EROM of 32Kx8.  
 $2^5 \times 2^{10} \times 8 \Rightarrow 15$  bit address line

D8000H = 1101 1000 0000 0000 0000 B  
 FFFFFH = 1111 1111 1111 1111 1111 B  
 address line




## ROM - RAM interface using PLD.

ROM:


$00000H = 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ B$   
 $1FFFFH = 0001 \ 1111 \ 1111 \ 1111 \ 1111 \ B$

RAM

$60000H = 0110 \ 0000 \ 0000 \ 0000 \ 0000 \ B$   
 $7FFFFH = 0111 \ 1111 \ 1111 \ 1111 \ 1111 \ B$




## EPROM Interface with 8088 MP.




- Bank Selection :
- ① Separate decoders use
  - ② Separate write signal.


Memory bank write selection input





80286, 80386  $\rightarrow \overline{MWTC}$   
use  $\overline{WR} - \overline{BHE}$   
 $21120702$



BHE	BLE	fn
0	0	both
0	1	high
1	0	low
1	1	none



Errors correcting Circuit :




# Dual 2 to 4 Decoder with EEPROM (128Kx8) and SRAM (128Kx8)


271000

Range → SRAM  
 $\frac{10^{18} \text{ bits}}{00000H = 0000 \quad B}{FFFFH = 1111 \quad B}$

EEPROM  
 $E0000H = 1110 \quad 0000 \quad B$   
 $FFFFH = 1111 \quad B$




## Dual to 2-to-1 line Decoder:




E	A	B	Y <sub>0</sub>	Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>
0	0	0	0	1	1	1
0	0	1	1	0	1	1
1	0	0	1	1	0	1
0	1	1	1	1	1	0
1	X	X	1	1	1	1

\* 16 bit wide port decoded at I/O addresses 64H and 65H

PLD - If BHE or A0/BLE is 1  
so both bank select 2<sup>8</sup>



\* Basic 8 bit Output interface.



Here, when we give  $Q_i = 0$  then the led connected to that output lights up. In case the connect was  $Q_i = 1$ , then we would have to give 1 to


Here SEL is active low. When its 0, it decodes address for I/O port and also reads operation.

lighted the LED. Again when  $Q_i = 1$  but the gate is open power stays, for closed connections 1 becomes 0 as it is connected to GND.

Tri state buffer is used here to construct the input ports.

The external TTL data are inputs for buffers.

This ensures the output is held either 0 / 1 (never floats)




After CPU gets IN instruction, I/O port address is decoded to generate SEL (active low).

So, G1 and G2 gets 0 and activate 74LS244 buffer.


If outputs get inputs get 1, the device enters tri state high impedance mode that disconnects switches from data bus.

Thus IN ins. helps contents of switches to be copied in all

## \* PULL UP REGISTER:



Here, voltage across a pull up resistor vanished as switch wire is connected to Vcc and the charges voltage go to GND with low impedance.



Creates high impedance and does not affect the connection to ground

Together they help to derive an appropriate value for impedance of pull up register

OUT instruction, everytime SEL is 0, it captures output to latch. The data are held until next OUT ins.

④ LATCH used for an output port to store data.

⑤ TRI state buffer for input port; it allows multiple inputs to share the same line without interfering.

Strobe Signal: suppose there is 4 flipflops, current output is 1100 and next output needs to be 1010.

Here, 1<sup>st</sup> ff will ~~transform~~ not need change.

2<sup>nd</sup> " " need a transformation from 1 to 0

4<sup>th</sup> " " doesn't need change

3<sup>rd</sup> " " needs to change 0 to 1.


Here, to let the system know about each completion of each transformation one after another we need strobe signal.

We send strobe after 1<sup>st</sup> ff tells you no need to change

we again send strobe after 2<sup>nd</sup> ff completes transformation and so on.


After completion of all the transformations we can

# 82C55 Programmable Peripheral Interface (PPI)




A <sub>1</sub>	A <sub>0</sub>	Function
0	0	Port A
0	1	!! B
1	0	!! C
1	1	Command register

Command byte A




Command byte B





Keyboard:



Mode 0 (Basic)



## Mode 1 (Keyboard input)



## Mode 1 (Output)



Here, port A & B works as latches. port C helps in control and handshakes. A strobe signal causes ~~IBF~~ data capturing in 0 to 1 transition. When it is 0, IBF and INTR helps in storing the data. Once ~~it's done~~ they activated microprocessor executes IN instruction to read ports which restores IBF, INTR to their inactive states until next data is stored.

After Data is written in port Latch; OBF gets low indicating data are present. IO devices removes data by ACK (active low) and OBF returns to 1 indicating latch is empty.


## Parallel Printer Interface

ASCII coded characters are stored in AH.

When ACK returns OBF to 1 processor sends contents of AH to the printer through port B and sends DS signal.

PC4 generates DS signal.

The ACK sends back acknowledgement to 82C55.



## Printer - To Bidirectional Bus :-

Bus checks  $\overline{DBF}$  if buffer is empty.

If empty data is send via OUT ins.

as soon as output circuitry sees  $\overline{DBF} = 0$

it sends back ACK to receive more data from  
buffer and it sets  $\overline{DBF}$  and enables  
tri state buffer to read data.

Here content of AL is transmitted.


through bidirectional port A.

When  $IBF = 1$ , data is input using IN instruction.

Data is sent by using STB signal. Data is held in

port A latch. As IN ins. executes, IBF becomes 0 and data is moved to AL.

When INT<sub>E1</sub> and 2 both are enabled, output-input both buffers  
cause interrupt requests, it occurs when data is strobed by STB  
or when data are written by OUT.



### Codes :

#### OUT(Write)

⇒ write 00H into Output port 62H

MVR AL, 00H ; AL-এর মান  
OUT . 62H, AL . ; 62H-তে AL আউট করো

or, MVR AL, 00H

MVR DX, 62H

OUT DX, AL

#### In (Read)

⇒ read a byte from input port 71H.

IN AL, 71H ; directly read

or,

MVR DX, 71H ; DX-এর মান লাগাও

IN AL, DX ; মডেল রূপ

## Timer + Interrupt Codes:

① We need to create square wave of 50% duty cycle ( ) on the ~~P1.5~~ P1.5 bit. Timer 0 is used for delays. [ $X_{TAL} = 11.0592 \text{ MHz}$ ]

**Code :** MOV TMOD, #01

HERE: MOV TL0, #0F2H  
MOV TH0, #0FFH  
CPL P1.5

ACALL DELAY

SJMP HERE

DELAY: SETB TR0

AGAIN: JNB TFO, AGAIN

CLR TR0

CLR TFO

RET

**Explanation :** (Analyze করতে বললে)

1. TMOD loaded, timer=0, mode=1
2. From HERE, we loaded F2H in TL0 and FFH in TH0. So, **[FFF2H]  $\rightarrow$  T**
3. Then P1.5 is toggled for high and low pulses.
4. We called DELAY subroutine.
5. DELAY part starts with setting TR0 which means Timer0 starts.
6. With the help of XTAL (crystal oscillator) — timer 0 counts with passing of each clock.

After **[FFF2H]  $\rightarrow$  FFF3H  $\rightarrow$  FFF4H  $\rightarrow$**

**FFF5H  $\rightarrow$  FFF6H . . . . upto FFFFH.**

wherever TFO=1, JNB falls through.

7. timer0 is stopped by CLR TR0.

DELAY ends and process is repeated by CLR clearing both TR0 and TFO.

from HERE. (We have to re-load TL, TH too)

**Delay :** (Calculate করতে বললে)

last stoppage = FFFFH

starts T from = FFF2H (TH+TL).

So,  $(FFFF - FFF2 + 1)H$  [∴ (last-start)+1 formula]

$$= 000EH$$

$$= 14D$$

So,  $14 \times 1.085 \mu\text{s}$  [∴ clock period =  $1.085 \mu\text{s}$  for  $11.0592 \text{ MHz}$ ]

$$= 15.19 \mu\text{s}$$


$$\begin{aligned} &\text{derivation :- } \\ &\text{freq} = \frac{1}{T} \times 11.0592 \text{ MHz} \\ &\text{period} = \frac{1}{(11.0592)} \end{aligned}$$

$$= 1.085 \mu\text{s.}$$


Tmod register → map

Timer 1

Timer 0



→ C/T = 1 → counter use  
C/T = 0 → Timer use



use  
use

Gate = 0 → software implementation

Gate = 1 → hardware "

④ Suppos clock pulse is fed into T1, write program for counter1 in mode 2 to count pulses and display the state of T1L count on P2, which connects 8LEDs.

Code :

```
    mov TMOD, #0110 0000 B. ; sd=0, h=1, gate C/T, mode 2
    mov TH1, #0 ; TH1 = 0 (cleared)
    SETB P3.5. ; making P3.5 input
```



T1 (used), TO (not used)

AGAIN : SETB TR1 ; counter is set.

```
BACK : mov A, TLI. ; A = TLI.
       mov P2, A ; display A in Port 2.
       JNB TF1, Back ; repeat back if TF1 = 0.
       CLR TR1 ; stops counting
       CLR TF1 ; TF1 = 0.
       SJMP AGAIN ; Jump to AGAIN; repeat
```

⑤ Write 8051 C program to toggle all bits of port1 with some delay. use Timer0, 16 bit mode to generate delay. (delay time यांत्र नियम)

Code :

```
#include <reg51.h>
void TODelay(void);
void main(void):
{
    while(1)
    {
        P1 = 0x55; // toggle all bits of port1
        TODelay(); // delay
        P1 = 0xAA; // toggle all bits
        TODelay(); // delay
    }
}

void TODelay()
{
    TMOD = 0x01; // timer0, mode 1 (16 bit).
    TL0 = 0x50; // load TL0 | निचे assume करें वाला मान
    TH0 = 0x35; // load TH0
    TR0 = 1; // TR0 counter turn on.
    while(TF0 == 0); // repeat until TF0 = 0.
    TR0 = 0; // TR0 stops
    TF0 = 0; // TF0 = 0.
}
```

④ C program write — to toggle only P1.5 continuously every 50ms.  
Create delay by timer0, model : (Delay time  $(50\text{ms} \rightarrow 50\text{ms})$ )

Code :

```
#include <reg51.h>
void ToDelay(void);
sbit mybit = P1^5;
void main(void)
{
    while(1)
    {
        mybit = ~mybit; // toggle P1.5
        ToDelay();
    }
}
```

void ToDelay(void);

```
{
    TMOD = 0x01; // timer0, mode1
    TL0 = 0xFD;
    TH0 = 0x4B;
    TR0 = 1;
    while (TF0 == 0);
    TR0 = 0;
    TF0 = 0;
}
```

Given, 50ms. so, count =  $50/1.085\text{ms} = 46083\text{D}$ .

Last stop  $\Rightarrow$  FFFFH -> we know, formula

(last - start + 1)

so, (last + 1) - start = 46083D.

or, (FFFF + 1) - start = B403H

or, start = (FFFF + 1) - B403H

= 4BFDH.

So, TH0  $\rightarrow$  4BH  
TL0  $\rightarrow$  FDH

FFFF last  $\Rightarrow$  count 46083 cause  
mode 1  $\Rightarrow$  mode 1 16 bit

Q) Write C program for 8051 to create 2500Hz frequency on pin P2.7. Use timer1, mode2 for delay.

Soln: Timer1, mode 2 so  $\rightarrow$ 

0010	0000
T <sub>L</sub>	T <sub>O</sub>

 $\rightarrow 0x20H$

Given, freq = 2500Hz.

Time period =  $1/2500\text{Hz} = 400\text{\mu s}$ .

$T_{on} = T_{off} = 400/2 = 200\text{\mu s}$  (50% duty cycle २०० उल्लंघन)

Count =  $200/1.085\text{\mu s} = 184$ .

mode-2 ८ला 8 bit - १० so last count = FFH.

so, (last - start + 1) = 184D.

or, (FFH + 1) - start = B8H

or, start = (FFH + 1 - B8H)  
= 18H

Code:

```
#include <reg51.h>
void ToDelay(void);
sbit mybit = P2^7;
void main(void){
    unsigned char x;
    while(1){
        mybit = ~mybit;
        ToDelay();
    }
}
void ToDelay(void)
{
    TMOD = 0x20; // 8bit ७१२ TH & TL assign करा नाही
    TH1 = 0x48; // 8bit ७१२ TH & TL assign करा नाही
    TR1 = 1;
    while (TF1 == 0);
    TF1 = 0;
}
```

Interrupt - TO instructions  $\rightarrow$

① enable serial interrupt  $\rightarrow$  MOV IE, #10010110B

when timer 0,  
external hardware  
interrupt 1 (EX)

② disable (mask)  $\rightarrow$  CLR IE.1  
timer 0.

③ disable all interrupts  $\rightarrow$  CLR IE.7

Q1) Write a program (assembly) which gets data(8 bits) from P0 and sends to P1 while simultaneously creating square wave of 200  $\mu$ s period on pin P2.1. Use timer 0.

Soln: As 8bits, mode 2 will be used.

timer = 0 ; so, TMOD = 0000 0010  $\rightarrow$  ~~0x20~~ 20H.

Here, period = 200  $\mu$ s.

so,  $T_{on} = T_{off} = \frac{200}{2} = 100 \mu\text{s}$ .

Count =  $100 / 1.085 \mu\text{s} \approx 92 \text{D} = 5CH$ .

So, start count = FF + 1 - 5C = A9H

Code:

ORG 0030H

MAIN:

MOV P0, #FFH

MOV TMOD, #02H

MOV TH0, #A9H

MOV IE, #82H ; enable timer 0; timer 1 ~~2nd~~ 88H forever

SETB TR0.

BACK: MOV A, P0



MOV P1, A

SJMP BACK

END.

⑥ Write a program (repeat ~~the~~ earlier code)  $\rightarrow$  এল দিয়ে question-2  
to create square as high portion 1085  $\mu$ s and low of 15  $\mu$ s.  
Use timer 1, XTAL = 11.0592 MHz

Soln:



**Code:**

```
MAIN:    MOV  TMOD, #10H
          MOV  P0, #FFH
          MOV  T1, #01814
          MOV  TH1, #0FCH
          MOV  IE, #88H

          SETB TRI
```

```
BACK:   MOV  A, P0
          MOV  P1, A
          SJMP BACK
```

```
ISR_T1: CLR TRI
          CLR P2.1
          MOV  R2, #3
```

```
HERE:   DJNZ R2, HERE
          MOV  TH1, #18H
          MOV  TH1, #0FCH
          SETB TRI
          SETB P2.1
          RETI
          END
```

~~12~~  
12 code  
প্রক্রিয়া

## Addressing Tables :-

r/m	11	00 ([ ])	01 (8 bit)	10 (16 bits)
0 → 000	w = 0 (8)	AX	BX + SI	BX + SI + 08
1 → 001	w = 1 (16)	CX	BX + DI	BX + DI + 08
2 → 010	→ DL	DX	BP + SI	BP + SI + 08
3 → 011	→ BL	BX	BP + DI	BP + DI + 08
4 → 100	→ AH	SP	SI	SI + 08
5 → 101	→ CH	BP	DI	DI + 08
6 → 110	→ DH	SI	BP	BP + 08
7 → 111	→ BH	DI	BX	BX + 08
			Direct Address	

Format → 100010 dw 00 rrrr mmm disp. → for mov reg, reg  
 mov mem, reg  
 mov reg, mem.

## Data Addressing Mode: (Fast)

### ① Register addressing

Exple : mov BL, AL

machine code → 100010 10

### ② Immediate addressing

format ~~contant~~ → 1011 w rrrr data.

example : mov AX, 5001H.

1011 1 000 0000 0001 0101 0000  
w AX 50 H

mov BX, 23H  
 1011 1 0011 0010 0011  
w BX 23

mov CL, 23H  
 1011 0 001 0010 0011  
w CL 23

## Memory Addressing:

### ① Direct and Displacement

Destination Accumulator 2<sup>16</sup>  
" " info register "

Mov opcode → 101000 dw data  
" " → 100010 dw imm

example: mov AX, [1234H]

101000  $\frac{1}{d} \frac{1}{w}$  ~~0000~~  $\frac{0011}{34} \frac{0100}{}$   $\frac{0001}{12} \frac{0010}{}$

mov BL, [1234H]

101000  $\frac{1}{d} \frac{0}{w}$   $\frac{00}{mode}$   $\frac{011}{BL}$   $\frac{00011}{34} \frac{0100}{}$   $\frac{0001}{12} \frac{0010}{}$

### ② Register indirect addressing (format: 100010 dw, 00 rrrmmm disp)

example:  
mov AX, [BX]

101000 100010  $\frac{1}{d} \frac{1}{w}$   $\frac{000}{mode}$   $\frac{000}{AX}$   $\frac{111}{BX(00)}$  ...

mov CX, [BX]

100010  $\frac{1}{d} \frac{1}{w}$   $\frac{00}{mode}$   $\frac{001}{CX}$   $\frac{111}{BX(00)} \dots$

### ③ Base Plus Index Addressing

example: mov DX, [BX+DI] → data  
array DW, 1234H, 1243H, 1111H.

100010  $\frac{1}{d} \frac{1}{w}$   $\frac{00010}{mode}$   $\frac{001}{DX}$   $\frac{001}{BX+DI}$

mov [BX+DI], BL

100010  $\frac{0}{d} \frac{0}{w}$   $\frac{00}{mode}$   $\frac{011}{BL}$   $001$   
 $\downarrow$  source  $\downarrow$  BL → 8bit

code  
mov DI, 8  
mov BX, array.  
mov DX, [BX, DI]  
ret

→ just 2 line change

#### ④ Register Relative Addressing:

example: `Mov DX, [BX+08H]`

100010 11 01 010 111 0000-1000  
d w mode DX BX+D8H 08 data.

#### ⑤ Base relative plus index:

example: `Mov AX, [BX+SI+100H]`

100010 11 10 000 000 0000 0000 0000 0001  
d w mode AX BX+SI 00 0V

`Mov DX, [BX+DI+3H]`

100010 11 01 010 001 0000 0011  
d w mode DX BX+DI 03

#### ⑥ Scaled Index Addressing (80386 to above):

— two 32 bit reg (base + index)

→ multiplied by scaling factor like  
1x, 2x(word), 4x(double word)  
8x(quadword).

example: `Mov AX, [EDI+2*ECX]`

or, `Mov EAX, ARRAY[4*ECX]`

#### ⑦ RIP Relative Addressing:

— uses 64 bit instruction pointer register to 64 bit mode  
in flat memory.

possible to upgrade to a faster machine with more memory without sacrificing the investment in already-developed software. The characteristics of a family are as follows:

- same*
- **Similar or identical instruction set:** In many cases, the exact same set of machine instructions is supported on all members of the family. Thus, a program that executes on one machine will also execute on any other. In some cases, the lower end of the family has an instruction set that is a subset of that of the top end of the family. This means that programs can move up but not down.

*same*

  - **Similar or identical operating system:** The same basic operating system is available for all family members. In some cases, additional features are added to the higher-end members.
  - ↑ ■ **Increasing speed:** The rate of instruction execution increases in going from lower to higher family members.
  - ↑ ■ **Increasing number of I/O ports:** The number of I/O ports increases in going from lower to higher family members.
  - ↑ ■ **Increasing memory size:** The size of main memory increases in going from lower to higher family members.
  - ↑ ■ **Increasing cost:** At a given point in time, the cost of a system increases in going from lower to higher family members.

How could such a family concept be implemented? Differences were achieved based on three factors: basic speed, size, and degree of simultaneity [STEV64]. For example, greater speed in the execution of a given instruction could be gained by the use of more complex circuitry in the ALU, allowing suboperations to be carried out in parallel. Another way of increasing speed was to increase the width of the data path between main memory and the CPU. On the Model 30, only 1 byte (8 bits) could be fetched from main memory at a time, whereas 8 bytes could be fetched at a time on the Model 75.

holds segment address  
that defines the starting address of any 64KB memory segment.

10. Which flag bit controls the INTR pin on the microprocessor? I Flag
11. Which microprocessors contain an FS segment register? 80386
12. What is the purpose of a segment register in the real mode operation of the microprocessor?
13. In the real mode, show the starting and ending addresses of each segment located by the following segment register values:
  - (a) 1000H SA = 1000H ~~starting-end~~ = FFFFH
  - (b) 1234H Starting = 12340H; ending = 2233F1H
  - (c) 2300H Starting = 23000H; ending = 32FFFH
  - (d) E000H Starting = E0000H; ending = EFFFFH
  - (e) AB00H Starting = AB00H; ending = BAFFFH
14. Find the memory address of the next instruction executed by the microprocessor, when operated in the real mode, for the following CS:IP combinations:
  - (a) CS = 1000H and IP = 2000H  $10000 + 2000 = 12000H$
  - (b) CS = 2000H and IP = 1000H  $21000H$
  - (c) CS = 2300H and IP = 1A00H  $24A00H$
  - (d) CS = 1A00H and IP = B000H  $25B00H$
  - (e) CS = 3456H and IP = ABCDH  $3F12D1H$
15. Real mode memory addresses allow access to memory below which memory address?
16. Which register or registers are used as an offset address for the string instruction destination in the microprocessor? DI, EDI, RDI
17. Which 32-bit register or registers are used to hold an offset address for data segment data in the Pentium 4 microprocessor? ~~RDX~~ RBX, RDI, RSI, RAX, RDX, RDX.
18. The stack memory is addressed by a combination of the SS segment plus SP, BP offset.
19. If the base pointer (BP) addresses memory, the SS segment contains the data.
20. Determine the memory location addressed by the following real mode 80286 register combinations:
  - (a) DS = 1000H and DI = 2000H  $12000H$
  - (b) DS = 2000H and SI = 1002H  $21002H$
  - (c) SS = 2300H and BP = 3200H  $26200H$
  - (d) DS = A000H and BX = 1000H  $A1000H$
  - (e) SS = 2900H and SP = 3A00H  $2CA00H$
21. Determine the memory location addressed by the following real mode Core2 register combinations:
  - (a) DS = 2000H and EAX = 00003000H  $23000H$
  - (b) DS = 1A00H and ECX = 00002000H  $1C000H$
  - (c) DS = C000H and ESI = 0000A000H  $CA000H$
  - (d) SS = 8000H and ESP = 00009000H  $89000H$
  - (e) DS = 1239H and EDX = 0000A900H  $1CC90H$
22. Protected mode memory addressing allows access to which area of the memory in the 80286 microprocessor?
23. Protected mode memory addressing allows access to which area of the memory in the Pentium 4 microprocessor?
24. What is the purpose of the segment register in protected mode memory addressing?
25. How many descriptors are accessible in the global descriptor table in the protected mode?
26. For an 80286 descriptor that contains a base address of A00000H and a limit of 1000H, what starting and ending locations are addressed by this descriptor?
27. For a Core2 descriptor that contains a base address of 01000000H, a limit of OFFFFH, and G = 0, what starting and ending locations are addressed by this descriptor?
28. For a Core2 descriptor that contains a base address of 00280000H, a limit of 00010H, and G = 1, what starting and ending locations are addressed by this descriptor?  
 $\downarrow$   
 $\rightarrow$  Actual limit = 00010FFFH

$$\begin{aligned} SA &= 01000000H \\ \text{end} - \text{base} &= 0100FFFFH \\ \text{size} &= FFFF+1 \\ &= 10000H \end{aligned}$$

$$\begin{aligned} \text{start} &= 00280000H \\ \text{end} &= 00280000 + 00010FFF = 290FFFH \\ \text{size} &= 010FFF+1H = 11000H \end{aligned}$$

CHAPTER 2 selecting T1 RPL

0000 0000 0010 10000 → Table 21 is accessed.

29. If the DS register contains 0020H in a protected mode system, which global descriptor table entry is accessed? 0000 0001 0000 0011 11 or lowest-privilege level
30. If DS = 0103H in a protected mode system, the requested privilege level is \_\_\_\_\_.
31. If DS = 0105H in a protected mode system, which entry, table, and requested privilege level are selected? 0000 0001 0000 0101 → local, Table 32 of 01 privilege.
32. What is the maximum length of the global descriptor table in the Pentium 4 microprocessor?
33. Code a descriptor that describes a memory segment that begins at location 210000H and ends at location 21001FH. This memory segment is a code segment that can be read. The descriptor is for an 80286 microprocessor. 0000 0000 0001 0010 210000 001F
34. Code a descriptor that describes a memory segment that begins at location 03000000H and ends at location 05FFFFFFH. This memory segment is a data segment that grows upward in the memory system and can be written. The descriptor is for a Pentium 4 microprocessor.
35. Which register locates the global descriptor table? CS
36. How is the local descriptor table addressed in the memory system? G=0
37. Describe what happens when a new number is loaded into a segment register when the microprocessor is operated in the protected mode.
38. What are the program-invisible registers? RIP, RFlags, segment registers.
39. What is the purpose of the GDTR?
40. How many bytes are found in a memory page?
41. What register is used to enable the paging mechanism in the 80386, 80486, Pentium, Pentium Pro, Pentium 4, and Core2 microprocessors?
42. How many 32-bit addresses are stored in the page directory?
43. Each entry in the page directory translates how much linear memory into physical memory?
44. If the microprocessor sends linear address 00200000H to the paging mechanism, which paging directory entry is accessed, and which page table entry is accessed?
45. What value is placed in the page table to redirect linear address 20000000H to physical address 30000000H?
46. What is the purpose of the TLB located within the Pentium class microprocessor?
47. Using the Internet, write a short report that details the TLB. Hint: You might want to go to the Intel Web site and search for information.
48. Locate articles about paging on the Internet and write a report detailing how paging is used in a variety of systems.
49. What is the flat mode memory system? No segmentation, no protection - used for 64-bit up.
50. A flat mode memory system in the current version of the 64-bit Pentium 4 and Core2 allow these microprocessors to access 1T bytes of memory.

GDT entry			
1011 0000	1001 0010	0000 0000	
0300 0000	05FF FFFF		

access = 10010010