Q-1 sprany - 2022

1000 1701 0010 1000 'D000 0000 0011 1000

opcode = 35 thus I type. and 'Iw' instruction.

so register (source) = \$ = 11

só " (target) = \$10

offset = 56.

so, instruction in MIPs: 1w \$40, 56(\$41)

(D) Activities of PC register (mograme Counter):

1. Instruction Fetch: PC holds the memory address of the next instruction to be executed. During the fetch stage of the instruction cycle, the PC sends this address to RAM and the instruction of that address is fetched into the instruction cache or the CPUs instruction pipeline.

2. Inverned:

2. Breanching: In Breanch instruore jumps, the PC is. updated to a new address expecified by the instruction. This allows the CPU to change the flow of execution by jumping to a different post of the progroum or subroutine based on a condition on an unconditional juny.

- 3. Exception Handling: Exceptional events like interrupts, traps or system calls, the PC can be updated to the address of an exception handlers resultine. This redirection of the PC allows the CPU to handle these events and later return to the normal program flow.
- 4. Function Calls and Returns; when a for is called PC may be updated to the address of the function's entry point. After executing the for, a return instr. updates the PC with the address to resume execution at the point offer the for call.
- 5. Sequential Execution: In the absence of breanches ore jumps, the PC simply continues to invient, ensuring that the instr. one executed and feted prosperty.
- 6. Pipelining: In modern CPUs with instr. Pipelines, multiple. stages of the pipeline may have separate PC values, each corresponding to a different instr. in the pipeline. This allows fore concurrent execution of multiple instr.

the first to deflowed book the of the bid

1) lw \$12,72 (\$31).

I type, so opcode = 100011 (35 forc lew).

\$12 is attarget register no. 10 so ret = @ 01010

\$51 is source register no. 17 so rs = 10001

and offset is 72 so offset = 000000000 001001000

So, machine codes:

op	rcs 000	out of	out approfiset o cons of
100011	10001	01010	0000 0000 0100 1000

Dunp on Jinstruction has the greatest range among the mention instructions. We know, for jinstr.

	FG H. ANDOV Stolening
6P	-larget address.
Chit	26 bits.

So, they ollows 26 bit immediate value which concates with the upper 4 bits of the PC registers (PC+4) to form 32 bits. target address and so they can jury, any address within 2006 200 m 64 mp.

Incase of breanch instructions, they are I-type, that means

of	chows	πειν	fireter who	offset	V
66	its	Sbits	5 bits	र्मांच का	-

they allow 16 bit immediate value that gets added to the pe if the specified condition is met. This means they have a relatively small range and incerse of jn instruct. it is used to jumpto an address ways. Storad in a register. While it allows for indirect branching, it doesn't have the same long range capability as I instr. The raye is limited to 32 bit.

setC

(Given, 'aról adol endo 1,001 'anno 0,000 0011.1001'

I-type as opcode = 1 which means beg

rs = 8 which means \$ ±0

rot = 9 u st1

and & inimediate value = :57

so, beg - \$t1,\$t0, 57.

@ Endoding the 22 bit dest. address in j Type instruction:

The formal of j type is,

	Lamedale address
copcode	inimedale address
014	26 bits
6 hits:	

MIPS jump j'instr, replaces lower 28 bits of the PC with ADD where A is the 26 bit address; it never changes upper 4 bits.

Exple: if PC = 1071x (where x = 28 bits) then after replacement it will be 1011 AOD.

There are 16(24) parditions of the 232 size address space,

each partition of size-256 MB (= 228) such that, in each. partition the upper 4 bits of the address is same.

Incase a program corosses an address partition, then a j that reaches a different postition has to be replaced by in with a full 32-bit address first loaded into the jump -register. Therefore, OS always tray to load a progream inside a sight postition.

(1) 8w \$t3,72(\$s4).

Here, it is I-type.

opcode = 43 since 'sw'.

ns = 20 since \$54

offset = 72 which means. 0000,0000,0100,1000

SD					
	opcode	TCS	Wiret y	immidiate address rathe	
		10100	01011	0000 0000 0100 1000	
	101011	10.00		A CONTRACTOR OF THE PROPERTY O	

Thus,

2) Uses of loader program:

1. Reads the executable file header to destermine size of the text and data sogments.

2. Creates an address space large enough for the text and dota.

3. Copies the instr., and data from 7 ffffffhy

the executable file into memory.

1. Copies the postameters to the main

proofteem onto the stack.

5. Initializes the machine

1000000000 kg Reserved

Text segment

pointer to the first free lo cation.

6. Tumps to a start-up routine that copies the parameters into the argument registers and calls the main routine of the program. When the main routine returns, the start-up routine terminates the program with an exit system call.

 $\frac{3et-E}{1.1000}$ 1:110 0110 1000, 0000 0000 0000 1000, opcode = 35, so its I-type, 'lw' ris = 10, so registeris \$53.

rit = 8, so " \$\frac{1}{2}\$ \$\frac{

30, lu \$11, \$40 (\$53).

a. Cruedta en adera

2) Foremat of branch instruction is,

opeode	Ms	ref	offet
6bit	56it	561-	16 bì t

If addresses of the program had to fit in this 16 bit field, it would mean that no program would be bigger than 216, which is far too small to be a realistic option to day. So, we can apply the following approach:

PC = register + Branch address.

This allows the program to be as large as 2^{22} and still be able to use conditioned branches, which are found in top loops as one if statements and so they tend to branch to a nearby instruction.

Since the PC contains the address of the current instruction, we can brearch within ±2¹⁵ words of the current instruction if we use the PC as the register to be added to the address.

This for of breach addressing is called PC to latice

This form of branch addressing is called PC relative addressing, which is mostly used intrecent computers as the destination of these instructions is likely to be close to the branch.

) addi. \$sp, \$t2, 8.

addi is an I type instruction. So the format will be of I type.

Here, opcode will be 8. that means 001000

That is \$ sp = the which is 29, so th = 11101

The is \$ stee which is 10, so The 01010

and offset is 8 so 0000,000 0,000 0,1000

30, code = 00/000 0/010 11101 0000 0000,0000 1000.

Both ISA and Microcorchitecture are a part of computer architecture.

ISA: The Instruction Set Architecture is implement on a processor. It is the interface between how and sw modern ISA: 80×86/Ptelentium, PowerPC, DEC Alpha, MIPS Allows diff-implementations of the same architecture. Sometimes prevents adding new innovations.

Moroarchitecture: On the other hand, it includes the parts of the processor and how there interconnect and interoperate to incplement ISD.

li \$90,61

30, storæd value in \$50 is 0000 0000 0011 1101 0000 0000,

Then we will storce lower order bits, ori \$50, \$50, 2304

Thus, in \$50 we get,

0000 0000 0011 1101 0000 1001 paps

2

1. Code segment: It is the first-part at the bottom address -> 400000 hex, and it is the part that stores program's instructions.

2. Dota segment: It has two points with:

a <u>Static data</u>: Storts at 10000 orohex, contains. objects whose size is known to the compiler and whose lifetime—the interval during which a program can access them—is the program's entire execution. For example, inc, global variable are statically allocated since they can be refored anytime during a program's execution.

by the preogram as it executes. In C, it is mallocally by the preogram as it executes. In C, it is mallocally library reordine. Since, compiler connect predict how much memory a preogram will allocate, the OS expands the dynamic data area to meet demand. As the upward arrow in the figure indicates, and locally expands the dynamic area with the shock system call, which causes the Os to add more pages to the preograms virtual address space obone the dynamic data.

3. Stack segment: Resides at the top of the virtual address space, starting at 7fff fff hex. The maximum size of the program's stack is not known in advance. As program pushes values on to the stack, the OS expand the stack segment. down toward the data segment.

(D) slt. \$11,\$12,\$13.

814 is a R-type instr.

80, opende = 000 000.

115 = 01010 as \$12 is 10

114 = 010011 as \$13 is 11

11d = 01001 as \$101 is 9.

8hamft = 00000

func = 101010 as \$14 = 12

So, in machin code:

000 000 01010 01011 01001 00000 101010.

- 2 Différence between computer acchi vs building archi.
 - 1. Nature of Design: CA deals with the design of computer systems, including CPUs, momenty hierarchy instruction sets, and the origanization of harware components. Whereas, BA deals with physical structures like building, houses, bridges etc. It concerns for not only the aesthetics but also the structural, functional and environmental aspects of the real physical spaces and buildings.
 - 2. Object of Design: CA involves the design of CPUs, GPUs, memory modules, buses and other electrocric components that make up a computer.

 Whereas BA deals with interiors and exterior structures of a building considering utilization, aesthetics, functionality safety etc.
 - 3. Materials and Medium: CA deals with electronic components, IC chips, digital logics. More like it involves metal like silicone and conductive materials. BA involves smooth as wide rainge of mederials like concrete, steel, wood, go glass etc. It's more like craftsmanship.

4. Design Process: CA often involves simulations, mathematical modeling, and testing in a virtual environment. They use took like simulators or CAD (Comp. Aided Design). software to create and evaluate design.

BA involves prototyping, construction and road would testing. Architects work with physical models and engage in on-site supervision during construction to ensure that the design is realized as intended.

5. Scale: CA is concerned with systems that can be incredibly small to large but the scale is typically much smaller compared to building architecture.

But BA works on structure that range from small residential homes to massive skyscrappers and entirce city planning, covering a wide range of scales.

as medicas , function ality socially ede.

: invited but about 111.

resident her substraint officer shock that substitutes

shouther is of a hildy, considering, whilecohom.

Hi still wrater. Exigal Pohigib. egils DE stranguno

devotors include tile silicone med conduction soviorin

2 mérotion de varion elis, en albama contovará AB

simumbels Him about AU

who converts, stat, woud, of glass stee, Its mans who