



Sub :

Register : n bit register $\rightarrow n$ flipflop $\rightarrow n$ bits binary info.

Shift registers : register that shifts left right.




CLK	Q ₃	Q ₂	Q ₁	Q ₀
Init	0	0	0	0
T ₁	1	0	0	0
T ₂	1	1	0	0
T ₃	0	1	1	0
T ₄	1	0	1	1




Serial Transfer using Shift Registers :

Info is transferred 1 bit at a time by SHIFTING bits out of the SOURCE REG into the DESTINATION REG.



SC input determines when and by how many times the reg are shifted.



Sub:

Day _____
 Time _____ Date _____

Timing pulse	SRA	SRB	SO of B
Init	10 11	00 10	0
T ₁	11 101	1 001	1
T ₂	11 110	1,100	0
T ₃	0 111	0,110	0
T ₄	1 011	11 011	1


* SRA LSB
 SRB - MSB
 টিপ্পে দিল, বিক্রি
 MSB - LSB নিল
 * SRB - LSB, SO.

4th shift এর পর SRB - MSB SRA - LSB value কল আসছে।
 (1 bits)

(*) nth shift এর জন্য যদি n=0 হয়ে যায় তখন n স্টুচ reg-এ same value থাকে \rightarrow n bit নিয়ে একই মান দিব।

Quiz Examples: SRA = 11011, B = 00101, 5th shift show \rightarrow

TP	SRA	SRB	SO of B .
Initial	11011	00101	1
T ₁	11101	10010	0
T ₂	11110	11001	1
T ₃	01111	01100	0
T ₄	10111	10110	0
T ₅	11011	11011	1




0100
 1000 (R)
 1110 (R:and)

Sub: Serial adder with shift register.

Day: _____
Time: _____ Date: / /

* Diff btwn SA and Parallel/FA \rightarrow wires IC SA-ରେ କ୍ଷମ ଲାଗେ
but FA-ରେ ଯେବେଳେ ଲାଗେ
debugging-କୁ ଜାଗରଣ



Clear = 0
ମାତ୍ର clear ନାହିଁ
(Active Low)

	SRA	SRB	X	Y	Z	S	C
Initial	0010	0001	0	1	0	1	0
T1	1001	0000	1	0	0	1	0
T2	1100	00	0	0	0	0	0
T3	0110	0	0	0	0	0	0
T4	0011	0000	1	0	0	1	0




$$\begin{array}{r}
 0010 \\
 (+) 0001 \\
 \hline
 \text{ans: } \underline{\underline{10011}}
 \end{array}$$

* 8RA-ରେ
MSB ଟାଙ୍କ
sum ଫାର୍ମ

Sub: 3 bit Binary Counter.


যেখানে FF দিয়ে আসব [I দিয়ে চালোলাম]

State Diagram:



State Table:

A_3	P, S	A_2	A_1	A_3	N, S	A_2	A_1	T_3	Flip-flop	T_2	T_1
0	0	0	0	0	0	1		0	0	1	
0	0	0	1	0	1	0		0	1	1	
0	1	0	0	0	1	1		0	0	1	
0	1	1	1	1	0	0		1	1	1	
1	0	0	1	0	0	1		0	0	1	
1	0	1	1	1	1	0		0	1	1	
1	1	0	1	1	1	1		0	0	1	
1	1	1	0	0	0	0		1	1	1	



A_3	A_2	A_1
0	00	01
1	11	10

$$T_3 = A_2 A_1$$

A_3	A_2	A_1
0	00	01
1	11	10

$T_2 = A_1$

A_3	A_2	A_1
0	00	01
1	11	10

$$T_1 = 1$$


Sub:

Day

Date:

Circuit:

$$\begin{aligned}T_1 &= 1 \\T_2 &= A_1 \\T_3 &= A_2 A_1\end{aligned}$$



☞ D flipflop: फॉर वाटा \rightarrow register (store करने को helpful).

☞ JK flipflop:

P	N	Operation	J	K	JK
0	0	Hold	0	0(x)	00
1	1		0(x)	0	
0	0	Reset	0	(x)1	01
01	0		0(x)	01	
0	1	Set	1	(x)0	10
1	1		1(x)	0	
0	1	Toggle	1	(x)1	11
1	0		1(x)	1	

FLIP FLOPS (~~1 bit~~ 1 bit).

Sub: Excitation table.

Day _____
Time: _____ Date: / /

$$Q_{t+1} = S + R'Q$$

Q_t	Q_{t+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

$$Q_{t+1} = JQ' + K'Q$$

Q_t	Q_{t+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Q_t	Q_{t+1}	D
0	0	0
0	1	1
1	0	0
1	1	1


$$Q_{t+1} = D$$

Q_t	Q_{t+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

$$Q_{t+1} = T \oplus Q$$

Toggle .

Toggle .



Sub: Booth (MUL Algo)

Day _____
Time _____ Date: / /

ASP:

- * repeatedly add one of the two predetermined values $\rightarrow A, S$ to product P.
- * then right shift P.
- * $m \rightarrow$ multiplicand \rightarrow multiplier.
- * $x \rightarrow$ bits in m, $y \rightarrow$ no. of bit in n.
- * add + right shift \rightarrow y times.

Example \rightarrow

$$\begin{array}{r} 13 \\ \times -6 \\ \hline m \quad r \end{array}$$

ASP length $\rightarrow [x+y+1]$

so if $n=5$ bits, $y=5$ bits then
then Length = 6.

For A: MSB to $m-2^0$ value $\rightarrow 0$, rest $(y+1)$ bits = 0.

For S: " " " $m-2^0$ " " " " " " = 0.

For P: MSB n bits = 0; merge r at right side; last rest = 0

STEPS Y times वाले ***

Let, 13×-6 ; $x=5$, $y=5$.

$$\begin{array}{l} m = 01101; -m = 10010 \\ \hline r = 11010 \end{array}$$

$$A = \begin{array}{l} \text{5 bits} \\ \boxed{01101} \\ \text{6 bits} \\ \boxed{000000} \end{array}$$

$$S = \begin{array}{l} \text{5 bits} \\ \boxed{10010} \\ \text{6 bits} \\ \boxed{000000} \end{array}$$

$$P = \begin{array}{l} \text{5 bits} \\ \boxed{00000} \\ \text{5 bits} \\ \boxed{11010} \\ \text{rest} \end{array}$$

$$\begin{array}{l} \text{Step 1: } P = \begin{array}{l} \text{5 bits} \\ \boxed{00000} \\ \text{5 bits} \\ \boxed{11010} \\ \text{rest} \end{array} \\ \text{(rs) } \rightarrow \begin{array}{l} \text{5 bits} \\ \boxed{00000} \\ \text{5 bits} \\ \boxed{01101} \\ \text{rest} \end{array} \end{array}$$

$$\begin{array}{l} \text{Step 2: } P = 00000011010 \\ S = 100101000000 (+) \\ \hline \begin{array}{l} \text{5 bits} \\ \boxed{10010} \\ \text{5 bits} \\ \boxed{11010} \\ \text{rest} \end{array} \end{array}$$

$$\begin{array}{l} \text{Step 3: } P = 11001010110 \\ A = 011010000000 (+) \\ \hline \begin{array}{l} \text{5 bits} \\ \boxed{01101} \\ \text{5 bits} \\ \boxed{01011} \\ \text{rest} \end{array} \end{array}$$

Carry ~~गिरण~~
(overflowed)

$$\begin{array}{l} \text{Step 4: } P = 000110010110 \\ S = 100101000000 (+) \\ \hline \begin{array}{l} \text{5 bits} \\ \boxed{10100} \\ \text{5 bits} \\ \boxed{01100} \\ \text{rest} \end{array} \end{array}$$

$$\begin{array}{l} \text{Step 5: } P = 11011001011 \\ S = 100101000000 (+) \\ \hline \begin{array}{l} \text{5 bits} \\ \boxed{11011} \\ \text{5 bits} \\ \boxed{00101} \\ \text{rest} \end{array} \end{array}$$

(rs) \rightarrow $\boxed{11101100101}$ [Final prod]

Sub : -

ASP method OR || " " " 13x-6 where both m, n have 5 bits

* Design 5x5 booths

UV method :

Best ; Accurate ans (h2).

* * *

$$\begin{array}{r} n = 185 \\ \hline 01101 \quad (13) \end{array}$$

$$\frac{y=5}{11010(-6)} \quad \cdot \quad \frac{-y}{0.0110(6)}$$

X-10 LSB ଟଳ ଆମ୍ବା


$$\text{Final result} = 11101\ 10010$$

Hardware design (Ur)


① Initialization :

$U \leftarrow 0$
 $V \leftarrow 0$
 $X \leftarrow \text{input}(m)$
 $X \leftarrow "n"$
 $n-1 \leftarrow 0$
 $\text{count} \leftarrow 0$
 count ++ (y times)

③ State Diagram :




② Flowchart :



④ Architecture :

ALU operation (x) S _i	ALU operation (x-1) S ₀	operation
0	0	U+0
0	1	U+y
1	0	U-y
1	1	U+0



Sub : _____

Day: / /
 Time: / / Date: / /

ASP, UV - ଟେ ପ୍ରୋଗ୍ରାମ କେଣ୍ଟି ଇତରିଶିଳ୍ପ ହାତରେ time-space complexity

ଲେଡ୍ ଯାଏ !

Solution: modified booth's algo.

* bits length - କେବେ ଦିଲ୍ଲୀ କାଗଜ କାହାରେ ଲେଖିବାକୁ ପାଇଁ ଲେଖିବାକୁ ପାଇଁ

* LSB - କେବେ ନିମ୍ନୀ ବିଟ କିମ୍ବା କାହାରେ କାହାରେ

$$\text{So, combo. } 2^3 = 8 \text{ (0-7)}$$

Example: Find the prod of $\overline{1101} \times \overline{0011}$
using modified booth's algo.

i+1	i	i-1	operation
0	0	0	$0 \times M$ 10
0	0	1	$+1 \times M$ m1
0	1	0	$+1 \times M$ m
0	1	1	$+2 \times M$ 2m
1	0	0	$-2 \times M$ -2m
1	0	1	$-1 \times M$ -m
1	1	0	$-1 \times M$ -m
1	1	1	$0 \times M$ 0

Sol:

$$-m = 0011 \quad (\text{କେବେ କାହାରେ})$$

operation	A	Q	Q-1
$-1 \times M$	0000	0011	0
	0011		
$+1 \times M$	0011	0011	0
	1001		
$rs1 \rightarrow 0001$	0001	1001	1
$rs2 \rightarrow 0000$	0000	1100	1
	1101		
$+1 \times M$	1101	1100	1
$rst \rightarrow 1110$	1110	1110	0
$rs2 \rightarrow 1111$	1111	0111	0

$$\text{Sequence Counter} = \frac{n}{2} = \frac{4}{2} = 2$$

∴ Final product is 1111 0111. (-)

Sub:

10bit.

Example: ~~111 0011 011~~ \times 0000 10100

m

n

$$S_0, m = 111 0011 011 (-101)$$

$$-m = (0001100100 + 1) = 00011001001 (101)$$

$$n = 0000 10100 (41)$$

$$2m = 1100110110$$

$$-2m = 0011001010$$

[left shift করলে twice value এর টাকা] shortcut

	A	Q	Q-1	SC = 10/2 = 5
$+1 \times m$	00000 00000 11100 11011	00001 01001	0	5
$rs1 \rightarrow$	11100 11011	00001 01001	0	
$rs2 \rightarrow$	11110 01101	10000 10100	1	4
$-2 \times m$	0011001010	11000 01010	0	
$rs1 \rightarrow$	0001011000	01100 00101	0	3
$rs2 \rightarrow$	0000101100	0011000010	1	
$-1 \times m \rightarrow$	0001100101			
$rs1 \rightarrow$	0010010001	0011000010	1	2
$rs2 \rightarrow$	0001001000	1001100001	0	
$+1 \times m$	1110011011	0100110000	1	
$rs1 \rightarrow$	1111011111	1010011000	0	1
$rs2 \rightarrow$	1111101111	1101001100	0	
$rs1 \rightarrow$	1111101111	1110100110	0	0
$rs2 \rightarrow$	1111110111	1111010011	0	

Final result: 111111011 1111010011

Sub: MEMORY DEVICE

Day: _____
Time: _____ Date: 7/7

Memory Device:

- * যেহেতু Bin info store
- বাসিন্দা **device** - এই **MUST**
- * যেটা অরু যথেষ্ট দরকার
তাহে info collect করাতে.

Memory Unit:

- * collection of cells
- capable of storing large quantity of bin info.

Types: RAM → Random Access Mem (Read Write both).
ROM → Read Only Mem

→ **non volatile** → off করে দিলেও stored থাকে [example- storing OS]

- * Fixed set of bin info stored.
- * info গুলি user দ্বারা specified হবে আগে।
- * এবং info will be embedded in the unit to form interconnection pattern.
- * includes both DECODER and OR GATES in an IC package.
- * Func. implementation — programming দিয়ে করি
- * eliminates extra wires.
- * এবং এর প্রয়োজন করে নেওয়া পরে power off করলেও connection fixed থাকে।

*** ROM might have fused or broken internal links.

ROM DESIGN:

32x8 ROM, or 256-bit ROM

$2^n \times m \rightarrow$ output line
input line

information needed: 32×8 ; ROM - 1 ($2^5 \times 8$)

$$n = 5 \quad [n \text{ input}]$$

$$m = 8 \quad [m \text{ output}]$$

$$\text{words} / \text{distinct address} = 32 \quad [2^n]$$

$$\text{bits in each word} = 8 \quad [m]$$

$$\text{range} = 00000 - 11111$$

$\overline{0 \dots 31}$
Total 32 bits

Sub :

Day _____
Time _____ Date _____

Address : each bit combination of the input variables.
Word : " " " coming out of output lines.

Maths :

- Steps :
- ① bit দ্বয়া একালে word size হিয়ে কাজ করব
 - ② কাজ করে যা পায় $\frac{1}{2} \times$ word size ROM design করব
 - ③ Info কর করব $\rightarrow n = ? ; m = ? ; \text{words? distinct address?}$
bits in each words = ? ; range = ?
 - ④ Design.

Example: 2048-bit ROM having word size 8 bits each.


$$\text{So, } ① 2048/8 = 256.$$

② So 256×8 ROM design or $2^8 \times 8$ ROM.

③ $n = 8$ $m = 8$ words = 256 , each words bits = 8

$$\text{range} = (0000\ 0000 - 1111\ 1111)_2 \text{ or } (0 - 255)_{10}$$

- ④ Design :



Sub:


Example: 2048-bit ROM having word 4 bits each.

$$\textcircled{a} \quad 2048/4 = 512$$

So, 512×4 ROM or $2^9 \times 4$ ROM.

$n=9$, $m=4$ words = 512, $\text{per bits per word} = 4$.

$$\text{range} = 0000 - 1111$$



Another type of ROM: Draw AND-OR Gates ROM from given info.


$$\text{Given, } F_1(A_1, A_0) = \sum(1, 2, 3)$$

$$\therefore F_2(A_1, A_0) = \sum(0, 2)$$

A ₁	A ₀	F ₁	F ₂
0	0	0	1
0	1	1	0
1	0	1	1
1	1	0	0

0 short for broken
 1 " fused connection.

Diagram:



Sub:

Day

Time:


Date:

But যদিন ROM with AND-OR-Invert Gates বলবে

0 → fused হবে

1 → broken "


- output line - 1 not gate add হবে



Example: Draw a ROM that accepts 3-bit input and generates output that are square of outputs.

⇒ Truth table: (6 bit cause last input 7 are $7^2 = 49 \rightarrow 49$ binary - 6 bits)

dec	A_2	A_1	A_0	F_5	F_4	F_3	F_2	F_1	F_0	dec
0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	1	1	1
2	0	1	0	0	0	0	1	0	0	4
3	0	1	1	0	0	1	0	0	1	9
4	1	0	0	0	1	0	0	0	0	16
5	1	0	1	0	1	1	0	0	1	25
6	1	1	0	1	0	0	1	0	0	36
7	1	1	1	1	1	0	0	0	1	49



Sub :

Day: / /
Time: / / Date: / /

Types of ROM :

① mask programming

② PROM
(Programmable)

Manufacturer makes it during last fabrication according to the customer's truth table.

Output - designed (masking করে স্ট্যাটিক)

WHEN MADE : - same ROM সমস্তগুলো লাগলে বানানো হয়

* Economical for small quantities of Rom.

* broken links - as per application

* PROM programmers program the hardware procedure.

* hardware procedure for ROM-PROM is IRREVERSIBLE

(এখনাপেক্ষে করলে pattern change করা যায় না, can't be altered
change করতে হলে পুরু unit - বাদ দিতে হব্ব)

Erasable PROM :

(5-10) minutes / given period of time - short ultraviolet radiation
ফিলে - ছেতেও info মুছে দেয়।

ROM Reset Renew এর জন্যে reprogrammable করা যায়।

or Electrically - Electrically Alterable
ROM (EAROMs)

Why ROM is called ROM ?

Memory Designates a storage unit.

A mem unit with a fixed word pattern that can be read out upon application of a given address.

Bit pattern is permanent can't be changed during normal opn.

Sub: Usage of ROM

Day _____
Time _____ Date _____

- * Implement complex combo circuit from TT.
- * Converting one bin code to another (ASCII to EBCDIC etc)
- * For arithmetic functions — exple: multipliers
- * Displaying characters in a cathode-ray tube
- * For applications with a large no. of input - outputs
- * In Digital system's control units (microprogrammed CU).





Explain 3 stages of multiplication & division
[max 100 → 1000] $(100 \times 100) \rightarrow 10000$
 100 + 100 = 200 → 10000

$$(F, D, P) Z = (Q, A, B) P \text{ and } Q \text{ are } \underline{\text{multiplicand}}$$

$$(F, D, P) Z = Q, A, B \text{ are } \underline{\text{dividend}}$$

Multiplication				Division			
$SA \times BA = ?$				$BA : SA = ?$			
$SA = 100$				$BA = 1000$			
$BA = 1000$				$BA = 1000$			






Sub: PLA (Programmable Logic Array).

- * logic design with programmable AND-OR gates.
- * eradicates too much 'Don't care usage' problem.
- * ROM - ~~is 2ⁿ to 2^m but~~ doesn't generate all MINTERMS.
no full decoding.

- * Replacement of decoder → by AND gates
- * F^n implemented in sum of Prod(SOP) minterms by fused/broken links.




size = $m \times n \times k$ [typically → 16 inputs, 48 products, 8 outputs]
 no. of links = $2n \times k + k \times m + m$. [ROM → $2^n \times m$]

Example: Given, ~~$F_1(A, B, C) = \Sigma(4, 5, 7)$~~
 $F_1(A, B, C) = \Sigma(4, 5, 7)$
 $F_2(A, B, C) = \Sigma(3, 5, 7)$.

so, Truthtable:


A	B	C	F_2	F_1
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	1	0
1	0	0	0	1
1	0	1	1	1
1	1	0	0	0
1	1	1	1	1

Simplification:



PLA program table:


Prod term	Input	Output
AB'	1	1
AC'	1	0
BC	0	1



Sub :



Diagram:



Designing Digital system with PLA.

- * reduced no. of distinct prod terms.
 - * no. of literals don't matter — we have all input variable.
 - * both Truth + complement (F and F') are simplified.
 - * Fewer prod terms.
 - * provides common product terms.
- Application :
- * controls datapath .
 - * used as counter, decoders, Bus interface.
 - * defines various states in an intrin. set and produces next state [by conditional BRANCHING]

Sub (Memory and PL) RAM

~~Memory Device :-~~


- * RAM-এর access করা যায়
 - * OS-কে load করা যায়
 - * processor access করে RAM-কে

RAM vs ROM

- * RAM - \rightarrow read + write both, Rom - \rightarrow read.
 - * RAM - info change \rightarrow change - Rom - \rightarrow change कर्ता पाया ना
 - * PC/sys off कर्ता Restant \rightarrow RAM reset \rightarrow
- ROM - " " ना।
 - * RAM - reset होने, newly load होने - Rom - \rightarrow पूर्वानुसार set करो।
अपेक्षा आठ बाटु read करो।

RAM unit → words (bin info in groups of bits).

- * Memory word \rightarrow group of 1's and 0's.
 - * most comp. memories use words of multiples of 8 bits.
 - 32 bit word \rightarrow 4 bytes. [$8 \text{ bit} = 1 \text{ byte} \rightarrow \frac{32}{8} = 4 \text{ bytes}$]



if $K=2$.
 $2^K = 2^2 = 4$. words .

Während der Wartung **must** band breiteste für den Bruch *
beifügen und **in Output** \downarrow wählen (nicht auswählen für den *

addresses up to $2^k - 1$ can be found

suppose, \rightarrow 1024x16 memory (how many bytes is this memory module)

$$= 16384 \text{ bits} \\ = (16384 / 8) = 2048 \text{ bytes.} \quad \boxed{= 2 \text{ KB.}}$$

brooks, *Archibius*, *Archibius*, *Archibius*

✓ VACCINIA & BACILLUS CALGARIENSIS TESTS FOR SLEEVES

Sub :

Day _____
Time _____ Date / /

* Math - 2 address line बले मिले \rightarrow (k) m बला थाराए
 \rightarrow each address - 1 word.

$$\text{So } \rightarrow 2^k \times m \\ = \boxed{\quad} \text{ bit}$$

$$= (\boxed{\quad}) / 8 \cdot \text{bytes.}$$

$$\text{range} = 0 - (2^k - 1)$$

Static RAM

- ① internal latch (flipflop)
- ② clock pulse लागे (voltage ऊऱ्या
लागे - high power consume वाढे)
- ③ flipflop नम लागे (low density)
- ④ expensive
- ⑤ faster

Volatile

- ① Info is lost when power off

RAM

~~RAM~~

Dynamic RAM

- ② Capacitor
- ② Voltage ऊऱ्या लागे ना
(less power consume वाढे)
- ③ Capacitors ~~अलेट्युना~~ लागे (high density)
- ④ cheap
- ⑤ वारंवार charge करा लाई -
time loss होते जाए slower.

Non-volatile

- ① Info retains even if power off
- ② ROM (set to their values once and after that are read)
- ③ CD: a piece of polycarbonate where a spiral track is impressed - which area is a series of indentations (pit) separate by flat areas (land)
- ④ Magnetic disks: stored data by direction of magnetization


Sub :

Day

Time:

Date: / /

RAM Block diagram :




SR latch :

I	O
0	1
1	0
0	No change


Write : write (जब 0 याएं A₃)जब not gate - 1 याएं A₁, A₂ तोselect 1 परिवर्त्तन A₁, A₂ (A₁' का)input I परिवर्त्तन A₁, A₂ - (I' का)A₁, A₂ उत्तम I, I'. SR-1 याएं।I store याएं A₃ - तो याएं।A₃ के I, O, I → 0 याएं याएं।

latch-2 I store इसलोग output नहीं लोगा।

Logic diagram : For Write



For Read

Read : read हुए 1 याएं A₃ के जब not gate - 2 0 याएं A₁, A₂ तोselect - जब 0 1 परिवर्त्तन A₁, A₂ तो।input J परिवर्त्तन A₁, A₂ - (A₂-J').A₁, A₂ 0 परिवर्त्तन SR-के cause (1, 0, J) and (1, 0, J') output respectively.

SR-1 0, 0 गेलों → 'no change' but latch-2 I stored 1

So, A₃ के (1, I, 1) याएं — output होंगे I याएं याएं।

(not) enable दो याएं लोगा =

not enable बनाना = enable writing =

not enable करना = enable reading =

Sub:

row
column 1111

4×4 RAM ($2^2 \times 4$ RAM)

Day

8x4


Time

16x3

Date

1/1/1

$2^2 \times 4$ এক্ষেত্রে address line $\Rightarrow 2^2$



address = 01

data = 1110

write :

- ① address decoder - ২ টি ট্রিয়াক্সেল ব্যবহৃত হয়।
- ② input store করা হয়।
- ③ address - ২ টি ট্রিয়াক্সেল ব্যবহৃত হয়।
- ④ output - ১ টি ট্রিয়াক্সেল ব্যবহৃত হয়।

Read :


- ① address decode করা হয়।
- ② BC - ৩ টি ট্রিয়াক্সেল ব্যবহৃত হয়।
- ③ output - ১ টি ট্রিয়াক্সেল ব্যবহৃত হয়।

*** Commercial RAM \rightarrow RAM consists of thousands of words

with each word (1-64) bits

(e.g.)

RAM of size 16 MB



32 bits address bus (A4-A0)

Sub:

Interfacing.

Place where independent systems communicates with each other

Human - computer.

↓
OS.

Interface → device / set of rules to match the output of one device to send info to the input of another device
can be → physical connection, hardware, rules, softwares, process

■ IMPORTANCE : ① Determines the ultimate success or failure of many computer-based system.

② Digital systems exist within man and must successfully interact with an analogue natural environment

■ IO → to standardize interfaces to devices

Unreliable devices → media failures + transmission errors

Unpredictable " " → I/O based, slow action


■ CPU + IO interfacing (2 ways)

① Isolated I/O / port mapped I/O (PMIO) / I/O mapped I/O.

→ locations are isolated from memory

→ desired I/O port is selected by I/O address

→ transferred (data) btw I/O and processor is accessed by JM, QN




* Common address bus হাতে
" " data " "

(port ০১০২)
accumulating register
↓
CPU

5-bit address
দুটোৰ বৃক্ষতা mem address
4-bit প্রেসেল
বৃক্ষতা I/O-এর address

② Memory mapped I/O (MMIO)

- address bus use I/O
- memory - I/O - access
CPU uses address bus to access CPU
- register - 3 same (I/O-端口 का use करता है)



MMIO

vs

PMIO

① devices are mapped to same memory address space

① Devices are mapped in different spaces dedicated address space

② Hardware expensive.

② Cheap.

③ Bus are same. (address bus)

③ Different address bus are used.

④ Same registers, instructions are used to access the CPU.

④ Different like IN and OUT
is used for 8086 processor

④ Parallel Data Transfer [शायदि, प्रकारों transfer करि] - serial - each at a time

(4 types)

① Simple I/O :

→ receiver (CPU): data is always present, can be r/w at anytime

→ CPU sender: receiver is always ready

Limits :

④ all devices are not always ready.

Not time dependent,

Expl → ① LED output
② reading from switch

Sub:

Day

Time:

Date: / /

② Simple Strobe I/O :

→ Data present only at a certain time.

→ Data transfer → time dependent

receivers : can read only after getting a strobe signal (polling, interrupt)


exple → keyboard.

Sender (msg) strobe. फ्रैम बता
receiver - को data पानीना, आज्ञा

✓ polling → continuously check करते receiver को sender strobe
पानीश्च नहीं तो

✓ interrupt → प्रैटी बाज़हो वाले अन्य
data receive रण्टा start
करते (priority).

exple → keyboard



limits :


receiver - को strobe थो
but sender - नहीं बुझता योग्य
नहीं receiver ready किए तो

Works well for low rate data transfer tho.

Sending - receiving speed differs.

③ Single-handshake I/O / Stranded I/O :

→ strobe - को receiver ack.
पानीय होय



limits :

sender still doesn't know
if receiver is ready


अनेकगुला devices ready
receive करावे जब्तु multiple
connection - नहीं कोड्हो

sender still doesn't know
who is ready - data bus get
blocked

Sub :

④ Double-handshake I/O:

- more coordination
- Data is put when receiver ready
- ~~strobe is sent by sen~~
- sender : strobe (H)
- receiver: কান্ত হৈ যে ready
- sender : data পাঠিয়
- receiver: ack করে যে ধোরণ




Implementation:

- * Direct : connect CPU and I/O devices
- * CPU determines when to send/receive
 - polling (continuous check)
 - interrupt (priority এবং স্ট্রোব আসে, করে)
- * polling vs interrupt :
 - Depends on application requirements.
 - polling - CPU service provide করে ; interrupt - 1 interrupt handler
 - polling regular intervals - নির্দিষ্ট ; interrupt can occur anytime
 - Ready bits indicates polling service ; request line indicates interrupt service
 - Polling wastes CPU cycle ; interrupt does not
 - But interrupt is better as the CPU can focus on other tasks - it can reduce latency

Should CPU do the handshakes ?


- NO ; we will connect an interfacing device to CPU and I/O. → Intel 8255



Programmes in PPI:

- ① receives "STB" from peripheral
- ② Sends interrupts to CPU
- ③ sends ack to peripheral at proper time.

PORTS & REGISTERS:



#

I/O pin = 24.
ports = 3(A, B, C).
port A, B → I/O
port C → I/O + handshake signals.
Port A (Group A) port A
→ upper part of port
Port C (Group B) port B +
→ lower part of port C

PORT SELECTION:

in page 1 diagram

CS	A1	A0	Selected port
0	0	0	A
0	0	1	B
0	1	0	C
0	1	1	Control Register
1	x	x	8255 not selected

Sub: Read/Write Control logic

Day: 41
Time: _____
Date: 11/11/23

Pins:

(CS) → Chip Selection, active low;
enables communication
btwn 8255 and CPU

(RD) → Read, active low;
enables 8255 to send
data to CPU;
allows CPU to read from
8255

(WR) → Write, active low;
enables CPU to write
data or control words
into 8255.

(AO & AI) → port select 0
port select 1.

in conjunction with:


RD and WR - selection of
ports and registers are done.

Normally, connected with the least significant bits of address bus.

(Reset) → active high;
initializes control reg to 9B14.
all ports are set to input mode again

TRI STATE BUFFER:

* buffer - यह मात्र store करते हैं but नहीं enable pin भाइज़ करेंगे high (true)
उसके output नहीं (stored नहीं) [behaves like normal buffer]
low भाइज़ करेंगे high Impedance pass करेंगे disconnecting output



Enable	Input	Output
False	False	hiZ
False	True	hiZ
True	False	False
True	True	True

Sub:

Operational Modes [control words]

Day _____

Time _____

Date _____

① → Bit set/reset Mode (BSR mode).

(sets (1) or resets (0) portC).

(doesn't affect the operation of I/O mode)

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	x	x	x	"			S/R

BSR-2
always 0

don't care

portC bit selection

set = 1

reset = 0

Example : set PC5.

[0] x x x 1 0 1 1

5₁₀ (101)₂

②

→ Input Output Mode (I/O mode)

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0		PA	PC _A		PB	PC _B

I/O T
always 1

group A mode

upper

group B mode

0-mode 0
1-mode 1

Input = 1
Output = 0

00 → mode 0 (simple I/O)
01 → mode 1 (single handshake)
11 → mode 2 (double ")

example : B and upper portC → input

lowerC and A port → output . mode 0 , what's the controlword

Ans :


1	0	0	0	1	0	1	0	/ / / /
---	---	---	---	---	---	---	---	---------

→ 8AH Control word pass दर्शय

Sub :

Day _____
 Time _____ Date: / /

practice: A input B output C lower input D higher output
 mode 2 mode 1 C upper output



1 1 X 1 0 1 0 1

D5H ടു F5H.

- * Simple I/O : ഏതോരു 16 possible combo as port 4H (A,B, CA, CB) $\rightarrow 2^4 = 16$ combinations.


I/O mode

- * Single handshake : Port B \rightarrow PC₀ - PC₂.
 Port A \rightarrow input ടാല് PC₃-PC₅.
 output " PC₃, PC₆, PC₇.

handshake signals - ടോ ക്ലിപ്പ് മെ കാർബ്

I/O-ൽ, തന്റെ port Q ഉണ്ട്

Important: input mode 1 on port A:



Sub:


Day

Time:

Date: / /

④ Double handshake: port A \rightarrow bidirectional 8bit I/O bus
 port B \rightarrow can be mode 1 or mode 0

CPU-8255 (Microprocessor - 8255 Connection):



math: 8255A - ৱে, কোন্তে port A, B, C - ৱে address কী? *

$$\text{for port A} = (1100000000000000)_2 \\ = (C'000)_{16}$$

$$\text{for port B} = (1100\ 0000\ 0000\ 0001)_2 \\ = (C'001)_{16}$$

$$\text{for port C} = (1100\ 0000\ 0000\ 0010)_2 \\ = (C'002)_{16}$$

CS	A1	A0	
0	0	0	A
0	0	1	B
0	1	0	C
0	1	1	LR

Sub:

Control Logic Design.

Day

Date

Time

16/10/2023

10:00 AM


Day 1 / 1

processor data store करे, process करे \rightarrow data अब binary info
(or control info)

- * DATA : Discrete elements of info that are manipulated by microoperations
- * Control info provides command signals for specifying sequence of microoperations.
- * Logic Design of a digital system is a process for deriving the digital circuits that perform data processing and provide control signals.

④ Control Unit functions :

- ① Binary variables that controls selectors and enable pins of registers are generated
- ② outputs of control unit selects + enable data processor and determines control units next state itself
- ③ Provides time sequence
- ④ Generates sequence signals of microoperations
- ⑤ Internal state dictates the control functions.
- ⑥ Next state depends on status conditions.
- ⑦ Directly related to data processor.



④ Representation :

→ Timing Diagram : clarifies timing sequence and other relationships among the various control signals in the system


→ Flowchart : specifies the sequence of procedural steps and decision paths for an algorithm.

Sub: Control Organizations

Major goal: logical + straightforward logic development

4 methods:

① One flip flop per state method:



- * only one ff at a ~~per~~ time
- * a single bit to propagate from one ff to other under control of decision logic
- * each ff represents a state and is activated only when control bit is transferred to 1
[0 परें अक्ट्रिव नहीं है]

Advantage: simple, implements sequential circuit decreasing combinational circuits required. → simpler saves design efforts.

Disadvantage: The more ff needed the more costly

*** External inputs तो यहाँ, Control circuit single bit shift register हो याए !

+ Control sequence वाले वाले repeat हो ring counter - यह मतलब है।
यहाँ FF 1 FF को per state को ring counter controller - 3

, यहाँ 1

*** next state depends on external inputs and T states.

difficult to derive摩尔方程 with programs equivalent to them


maple software

but useful for empirical editing : the trouble
with programs not after revision

Sub:

Day _____
Date: 1.1.1

② Sequence Register and Decoder Method.




- * sequencing - To
- कैसे register use हो
- * register is decoded to provide one output for each state
- * register + decoder \rightarrow MSI

For n FF in sequence register $\rightarrow 2^n$ circuit states
 2^n outputs from decoder.

example 1 bit register \rightarrow 16 state $\rightarrow 4 \times 16$ decoder.

next state बुना present state तो, external inputs - to, dependent
*** It is called a counter-decoder as the decoded T states go to the decision logic again as present-state and helps to generate next state combining with external inputs and other control inputs, then repeat the process to generate new T states using Decoder.

③ PLA Control method:




- * PLA - हो की combination नहीं तो so decoder 3 लागता है।
- * हरी रेखा state लागते हैं इसलिए output मिले
- * IC + wires Reduction
- * external sequence reg present state की
- * PLA takes decisions which micropt to take - next state वाले output लाता है

① Microprogram Control

- Unit whose control variables are stored in a memory.
- * **Microinstruction** → each control word of memory.
- * **microprogram** → sequence of microinstructions.
- can be control mem can be ROM

Dynamic microprogram: → permits program to be loaded from pc consol/auxillary memory — যেমন: magnetic disk

o → (if data change needed).



* address generate করে register-এ স্টোর করতে - register Rom-এ pass করে - Rom address দিকে data extract করে

show করি

* Address Change কর্তৃতে - buffer register-এ transfer করে

নিখে হবে।

* ROM next address-এ info generator - কো পারিয়া দেয়

First 2

- * Uses SSI and MSI circuits.
- * Hard wired control.
- * New changes is adopted by rewiring.

vs

Last 2

- * Uses LS1 devices
- * PLA, ROM used.
- * alterations can be achieved without wiring changes

↓
ROM টি বহুলভাবে প্রয়োজন

Sub: Hard Wired Control Maths.

Day / / / / /
Time / / / / / Date / / /

Example-1



① Statement of the problem:

- add two numbers.
 - may exceeds storage capacity by 1 bit (overflow) if $A + B > 2^n$.
 - subtraction করা যাবে.
 - numbers = fixed-point binary sign-magnitude.
- exple- $\begin{array}{c} 1 \\ \swarrow \text{magnitude} \\ 0111 \\ \searrow \text{sign} \end{array}$

Steps:

- ① Problem stated
- ② initial equipment assumption
- ③ Algorithm formulation
- ④ Data processor Design.
- ⑤ Control logic Design

② Equipments: A, B register, A_s, B_s (sign bit), E (overflow), ALU, control logic.



③ Algorithm:

Add

- ① $(+A) + (+B)$
- ② $(+A) + (-B)$
- ③ $(-A) + (+B)$
- ④ $(-A) + (-B)$
- ⑤ $(+A) - (+B)$
- ⑥ $(+A) - (-B)$
- ⑦ $(-A) - (+B)$
- ⑧ $(-A) - (-B)$

0	0
0	1
1	0
1	1

unconverted

- ⑤ $(+A) + (+B)$
- ⑥ $(+A) + (-B)$
- ⑦ $(-A) + (+B)$
- ⑧ $(-A) + (-B)$

→ add-এর মাধ্যমে
নিম্ন গুরুত্ব

$$\text{So, } (\pm A) \pm (\pm B)$$

↓ একটি মেথডে 4টি কর্তৃপক্ষ করা যাবে।

$$[(\pm A) + (\pm B)]$$

Sub :


Day

Time:



Date:

$$(+A) + (+B) = +(A+B) \rightarrow (+2) + (+5) = +7$$
$$(+A) + (-B) = +(A-B) \text{ when } (A > B); -(B-A) \text{ when } (B > A)$$
$$(-A) + (+B) = -(A-B) \quad " \quad ; + (B-A) \quad " \quad (B > A)$$
$$(-A) + (-B) = -(A+B) \rightarrow (-2) + (-5) = -7$$


flowchart :



④ Data processor



⑤ Control logic Design




NFT flowchart →

decision
নির্মলা


অস্বীকৃত
অস্বীকৃত অস্বীকৃত

Data processor - প্রসেসর কানেক্সন ইনপুট - CL - এর আউটপুট



Sub:-

Control State Diagram :-



$q_a = \text{add}$
 $q_s = \text{subtract}$
 $s = 0$ (same signs)
 $s = 1$ (diff ")
 $E = 1$ ($A > B$)
 $E = 0$ ($B > A$)

Control Outputs

	q_a	s_2	s_1	s_0	Cin	L	y	z	w
T_0	1	0	0	0	0	0	0	0	0
T_1	0	0	0	0	0	0	1	0	0
T_2	0	0	0	0	0	0	0	0	0
T_3	0	0	0	1	0	1	0	0	0
T_4	0	0	1	0	1	1	0	0	0
T_5	0	0	1	0	1	1	0	0	0
T_6	0	1	1	1	0	1	0	0	0
T_7	0	0	0	0	1	1	0	1	0

T_0 : Initial State $n=1$

T_1 : $B_s \leftarrow \bar{B}_s$

T_2 : nothing

T_3 : $A \leftarrow A+B$, $E \leftarrow \text{cout}$

T_4 : $A \leftarrow A+\bar{B}+1$, $E \leftarrow \text{cout}$

T_5 : $E \leftarrow 0$

T_6 : $A \leftarrow \bar{A}$

T_7 : $A \leftarrow A+1$, $A_s \leftarrow \bar{A}_s$

$$A+B \rightarrow 0010$$

$$(A-B) = A + \bar{B} + 1 \rightarrow 0101$$

$$A = \bar{A} \rightarrow 1110$$

From truth table we can see that $A = \bar{A}$

After 100s of iterations, the output will be 1110

OR - elimination

Sub:

(ଅର୍ଦ୍ଧବ୍ୟାକୁଳ-ପ୍ରାଣୀ)

Flip Flop input functions :

$$DT_0 = \bar{q}_a \bar{q}_s T_0 + T_3 + T_5 + T_7$$

$$DT_1 = q_s T_0$$

$$DT_2 = T_1 + q \frac{'}{L_a} T_0$$

$$DT_3 = \bar{S}T_2$$

$$DT_1 = ST_2$$

$$DT_5 = T_4.$$

$$DT_6 = \bar{E} T_5$$

$$DT_7 = T_6$$

Boolean functions for output
 $x = T_0$ (vertically नियम)

$$\pi = T_0 \cdot$$

$$S_2 = T_G$$

$$S_1 = T_A + T_C$$

$$g_A = T_6 + T_3$$

$$C_{in} = T_1 + T_2$$

$$L = T_3 + T_4 + T_6 + T_7.$$

$$y = \cdot T_1$$

$$z = T_7.$$



$$\omega = \cdot T_5$$

Example - 2


① Statement of the problem:

Multiplication করব $\frac{1}{2}$ binary number - ১০
 multiply multiplicand - ১০ $\cancel{\text{last bit}}$ = 1 (add it with partial product
 then right shift)
 " " " $\cancel{\text{last bit}} = 0$ (right shift the partial product)

Expli (ସୁଧାରି କର୍ଣ୍ଣ - exam -ୱ ଲିଖେବାନା)



② Equipment :



③ Algorithm :

* multiplicand is in B and multiplier in Q, their signs in Bs and Qs.

when $q_m = 1$ process starts.

The two signs are compared by XOR gate.

If alike \rightarrow As gets plus sign (0)

If differs \rightarrow As " neg " (1)

Registers A and E are cleared.

Sequence counter P is set to $k = \text{no. of bits in the multiplier}$.

Next we will enter a loop that forms partial products..

Multiplicand Q_1 bit is checked, if 1 the multiplicand ${}_{\text{in } B}^{\text{in}}$ will be added to the present partial product in A.

Carry bit will be transferred to E.

Nothing will happen if $Q_1 = 0$.

The P counter will decrement by 1 regardless the value of Q,

Registers A, Q, E are shifted once to the right.

$$\begin{aligned} B &\leftarrow \text{multiplicand} & B_s &\leftarrow \text{sign} \\ Q &\leftarrow \text{multiplier} & Q_s &\leftarrow \text{sign} \\ A &\leftarrow A + B (\text{multiplier} + \text{PP}) \end{aligned}$$

$$E \leftarrow \text{Cout}$$

$$P \leftarrow k, k = \text{no. of bits of multiplier}$$


Shift operation :

$$AQ \leftarrow \text{shr EAQ}, E \leftarrow 0.$$


Sub:

Day: / /
Time: / / Date: / /

flowchart :



Control stat ① Data Processor





(5) Hard wired control with JKFF:

Present	input	Next	Output ff						
G_2	G_1	q_m	P_2	G_2	G_1	J_2	K_2	J_1	K_1
T_0	0 0	0	X	0 0	0	0	X	0	X
T_0	0 0	1	X	0 1	0	0	X	1	X
T_1	0 1	X	X	1 0	1	X	X	X	1
T_2	1 0	X	X	1 1	X	0	0	1	X
T_3	1 1	X	0	1 0	X	0	0	X	1
T_3	1 1	X	1	0 0	X	1	1	X	1

T_0 : initialize
 $T_1: A_s \leftarrow B_s \oplus Q_s, A \leftarrow 0, E \leftarrow 0, P \leftarrow K$

$T_2: P \leftarrow P - 1$

$Q, T_2: A \leftarrow A + B, E \leftarrow \text{Count}$

$T_2: P \leftarrow P - 1$

$T_3: A_Q \leftarrow \text{sh}r EAQ, E \leftarrow 0$

q_m multiply


$P_2 = 1 \cdot \text{if } P=0$

$P_2 = 0 \cdot \text{if } P \neq 0$

$$\text{Functions: } J_2 = T_1 ; K_2 = T_3 P_2$$

$$J_1 = T_0 q_m + T_2 ; K_1 = 1$$

Logic diagram:




Sub:

Day

Day							
Time:	Date:	/	/				

State table for control circuit:

	present C_1	input $q_m p_2$	q_1	next C_2	q_1	To	T ₁	T ₂	Output T_1	T ₂	T ₃
To	0 0	0 X X	0	0 0	1	0 0	0 0	0 0	0 0	0 0	0 0
To	0 0	1 X X	0	0 1	1	0 0	0 0	0 0	0 0	0 0	0 0
T ₁	0 1	X X X	1	0	0	1 0	0 0	0 0	0 0	0 0	0 0
T ₂	1 0	X X 0	1	1	0 0	1 0	1 0	0 0	1 0	0 0	0 0
T ₂	1 0	X X 1	1	1	1 0	0 0	0 0	1 0	1 0	1 0	0 0
T ₃	1 1	X 0 X	1	0	0 0	0 0	0 0	0 0	0 0	0 0	1 0
T ₃	1 1	X 1 X	0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	1 0
	1 2 3 4 5			1 2		3 4 5	6	7			




Simple As Possible Computer

- * First stage towards modern computers
- * very basic explained by Albert Paul Malvino.
- * Covers advanced concepts.
- * modern computer - 20 लाख टक्के
- * organized bus
- * W-bus - 10 लाख register जो connected by tri state buffer

Architecture:

- ① 8LEDs output
 - ② 16 bytes of RAM
 - ③ 5 instructions
 - 3 with 1 operand
 - 2 with implicit Ⓛ
- ④ Registers
1. accumulator
 2. Out register
 3. B "
 4. mem Address reg(MAR)
 5. Instruction Register(IR)



Program Counter:

- * generates address (4 bit); CP is high.
- * points address of next instruction to be fetched/executed
- * sends address to Wbus for MAR; EP is high.

MAR :

- * Stores address of data and instructions. from Wbus (PC output)
- * Sends to RAM to read.

Sub:

Day	_____	_____	_____	_____	_____	_____
Time :	/ /	Date :	/ /	/ /	/ /	/ /

RAM:

- * receives address from MAR
- * reads the data and sends to IR by Wbus.
- (CE)
- * It's 16×8 RAM \rightarrow 16 memory locations of 8bit each data.

IR:

- * receives data or instruction, \overline{LI} low.
- * breaks and sends upper nibble to controller/
 E_I is low
lower nibble to Wbus

Accumulator:

- * Stores first data from W-bus. (8bit).
- * sends data to Adder/subtractor for operation.
- * Stores the output when \overline{LA} is low.
- * Has two outputs: — one goes to adder/subtractor
another to W-bus by tri-state buffer (E_A is high)

B register:

- * stores/loads the second data ; LB goes low.
- * sends it to adder-subtractor.

Adder/Subtractor:

- * Takes data from Acc and B reg.
- * Adds when $S_u = 0 \rightarrow S = A + B$
- * subtracts when $S_u = 1 \rightarrow S = A - B + 1$
- * is asynchronous
- * when E_u is high, shows data in Wbus (sends).

Output register:

- * after everything is done,
- * accumulator's stored answer is received through w-bus
- when EA is high and LO is low.
- * Show it through LEDs/7 segments (bin display)

Controller:

- * CLR is send to PC] resets PC to 0000
- * CLR is send to IR] wipes the IR's last instructions.
- * 12 bit control bits go everywhere, do there things.

8081 instruction set:

Opcode	Mnemonics	Operations	Description
0000	LDA	Acc \leftarrow RAM[MAR]	load RAM data to acc.
0001	ADD	Acc \leftarrow Acc + B	stores, add RAM data to acc
0010	SUB	Acc \leftarrow Acc - B	subtract RAM data from acc.
(EF) 111:0	OUT	OUT \leftarrow acc	shows output from acc
(FF) 111/1	HLT	CLK \leftarrow 0	Stops the machine


assembly

8080 and 8085 processor:

- * 8080 \rightarrow first widely used, (72 instruction)
- * 8085 advanced.
- * 8081 is upward compatible with 8080/8085 instruction set.
- * ...

Sub: 6 Cycles (Fetch + Execute)


- * after each cycle counter resets to 000001.
- * initial state T1 starts with negative clock edge.



Fetch cycle


Same for all instructions.

T₁ State : (Address State)




$$\begin{aligned}
 \text{CON} &= C_p \cdot E_p \bar{I}_m \bar{C_E} \cdot \bar{I}_1 \bar{E}_1 \bar{I}_a E_a \cdot S_u E_u \bar{I}_b \bar{I}_o \\
 &= 0 \boxed{1} 0 1 \quad \underline{1 \ 1 \ 1 \ 0 \ 0 \ 0 \ 1 \ 1} \\
 &= 5 \\
 &= 5E3H
 \end{aligned}$$

T₂ State : (Increment State)



$$\begin{aligned}
 \text{CON} &= C_p \cdot E_p \bar{I}_m \bar{C_E} \cdot \bar{I}_1 \bar{E}_1 \bar{I}_a E_a \cdot S_u E_u \bar{I}_b \bar{I}_o \\
 &= \boxed{1} 0 1 1 \quad \underline{1 \ 1 \ 1 \ 0 \ 0 \ 0 \ 1 \ 1} \\
 &= \boxed{B} \\
 &= BE3H
 \end{aligned}$$

T₃ State : (Memory State)





$$\begin{aligned}
 \text{CON} &= C_p \cdot E_p \boxed{1} 0 0 \quad \underline{1 \ 1 \ 0 \ 0 \ 0 \ 1 \ 1} \\
 &= 263H
 \end{aligned}$$

Sub: Execution Cycle


Day: / / Time: / / Date: / /

LDA :




T6: X


SUB / ADD :



T5:




T6: X




OUT :

T4:



T5:



T6:

Total six states are called Machine cycle.

CLK → $\overbrace{T_1 \ T_2 \ T_3}^{\text{Fetch}}, \ \overbrace{T_4 \ T_5 \ T_6}^{\text{Execute}}$

(F)

Machine cycle

Machine cycle

Instruction cycle