

CSE 4224: Digital System Design Laboratory

**4x4 4-bit Image Convolution Using 3x3
Kernel Hardware Implementation Using
Verilog**

By,

Afiat Khan Tahsin

Roll:1907047

Date of Submission: 29-01-2025



Department of Computer Science and Engineering

Khulna University of Engineering & Technology

Khulna 9203, Bangladesh

4x4 4 bit Image Convolution Using 3x3 Kernel Hardware Implementation using Verilog

Contents

1	Introduction	2
2	Objectives	2
3	System Design	2
4	Modules and Code Implementations	3
4.1	D Flip Flop	3
4.2	Program Counter	4
4.3	Demultiplexer (Demux)	4
4.4	ROM	5
4.5	Four-bit Adder	6
4.6	Multiplier	6
4.7	ALU	7
4.8	Address Counter (first Sequence Register)	7
4.9	Control Unit	8
4.10	Kernel ROM	9
4.11	8-bit Register	10
4.12	RAM	11
5	Inputs and Outputs	12
6	Implementation	13
6.1	Flow Chart	13
6.2	State Diagram	15
6.3	Block Diagram	15
7	Results	15
8	Conclusion	16
9	References	16

1 Introduction

Image processing is a crucial domain in digital systems, where convolution is widely used for feature extraction, edge detection, and filtering. Convolution operations apply a small matrix (kernel) to an image to produce a filtered output. This report presents the design and implementation of a 4x4 image convolution system using a 3x3 kernel. The system is implemented using digital logic and controlled via a finite state machine (FSM), ensuring efficient and structured execution.

2 Objectives

1. Develop a digital system to perform 4x4 image convolution using a 3x3 kernel.
2. Implement an FSM-based approach for structured control flow.
3. Utilize registers, ALU, memory units, and control logic for efficient processing.

3 System Design

The convolution system consists of the following main components:

- **Program Counter (PC):** A 2-bit counter that selects the address counter using a demultiplexer (Demux) each time when T1 is high.
- **Address Counter:** Consists of four 4-bit counters, which increment when T2 is high. Each counter generate a sequence. For example: first counter generate 0-1-2-4-5-6-8-9-10 sequence. Which is the first 3x3 portion indices of the 4x4 image.
- **Demux and 4x16 Decoder:** The Demux is connected to a 4x16 decoder, which selects the rows of the ROM.
- **Kernel Counter:** Increments when T3 is high and, using a 4x16 decoder, selects the kernel rows in the kernel ROM.
- **ROM (4x16) Storage:** Stores the 4-bit image.
- **Kernel ROM (4x16):** Stores the kernel values.
- **Multiplication Unit:** Performed by the ALU in the T4 state. The operation is controlled by s0, s1 bits.
- **Register A:** Stores the multiplication result in the T4 state.
- **Addition Unit:** Performed in the T5 state with ALU control pins S0, S1 set to 1,0. The addition result is stored in Register B.

- **Register B:** Enabled in the T5 state to store the addition result.
- **RAM Storage:** Addressed by a 2x4 decoder where each kernel sliding result is stored.
- **Control Unit:** Generates FSM states using four D flip-flops and a 4x16 decoder.
- **8-bit Register:** A sequential circuit consisting of 8 D flip-flops that store and maintain an 8-bit value based on clock pulses, useful for intermediate data storage.

4 Modules and Code Implementations

4.1 D Flip Flop

A fundamental memory storage element used in registers and sequential logic to maintain state information.

```

1  `timescale 1ps / 1ps
2
3  module D_Flip_Flop (
4      input D,
5      input CLK,
6      input EN,
7      input CLR,
8      input L,
9      output Q,
10     output Q_bar
11 );
12
13     // Internal signal declaration
14     reg temp;
15
16     // Asynchronous Reset and Sequential Logic
17     always @(posedge CLK or posedge CLR) begin
18         if (CLR) begin
19             temp <= 1'b0; // Reset to 0 on CLR
20         end else if (EN) begin
21             if (L) begin
22                 temp <= D; // Load D when L is high
23             end
24         end
25     end
26
27     // Assign output signals
28     assign Q = temp;
29     assign Q_bar = ~temp;
30
31 endmodule

```

4.2 Program Counter

A 2-bit counter that sequences through instruction addresses, selecting the appropriate counter for data fetching.

```
1  'timescale 1ns / 1ps
2
3  module program_counter (
4      input clk,
5      input reset,
6      output reg [1:0] Q
7  );
8
9      wire [2:0] D;
10     wire [2:0] Q_bar;
11
12     assign D[1] = Q[1] ^ Q[0];
13     assign D[0] = ~Q[0];
14
15     D_Flip_Flop dff0 (
16         .D(D[0]), .CLK(clk), .EN(1'b1), .CLR(reset), .L(1'b1), .Q(Q
17         [0]), .Q_bar(Q_bar[0])
18     );
19
20     D_Flip_Flop dff1 (
21         .D(D[1]), .CLK(clk), .EN(1'b1), .CLR(reset), .L(1'b1), .Q(Q
22         [1]), .Q_bar(Q_bar[1])
23     );
24
25     endmodule
```

4.3 Demultiplexer (Demux)

A 1x4 Demux that routes the program counter's output to one of the four address counters, facilitating instruction decoding.

```
1  'timescale 1ns / 1ps
2
3  module Demux_1x4 (
4      input I,
5      input [1:0] S,
6      output [3:0] Y
7  );
8
9      wire S1_n, S0_n;
10     not (S1_n, S[1]);
11     not (S0_n, S[0]);
12     and (Y[0], I, S1_n, S0_n);
13     and (Y[1], I, S1_n, S[0]);
14     and (Y[2], I, S[1], S0_n);
15     and (Y[3], I, S[1], S[0]);
16
17     endmodule
```

4.4 ROM

A 4x16 memory storing the 4-bit pixel values of the input image. The stored values are retrieved based on the address selection.

```
1  'timescale 1ns / 1ps
2
3  module ROM (
4      input [3:0] address,
5      output [3:0] data
6  );
7
8
9      wire [15:0] row_select;
10     wire [3:0] rom_data [15:0];
11     reg [3:0] D [15:0];
12
13
14     initial begin
15         D[0]  = 4'b0001;
16         D[1]  = 4'b0010;
17         D[2]  = 4'b0011;
18         D[3]  = 4'b0010;
19         D[4]  = 4'b0001;
20         D[5]  = 4'b0000;
21         D[6]  = 4'b0001;
22         D[7]  = 4'b0001;
23         D[8]  = 4'b0011;
24         D[9]  = 4'b0010;
25         D[10] = 4'b0011;
26         D[11] = 4'b0010;
27         D[12] = 4'b0011;
28         D[13] = 4'b0011;
29         D[14] = 4'b0011;
30         D[15] = 4'b0001;
31     end
32
33
34     decoder4to16 decoder (
35         .address(address),
36         .row_select(row_select)
37     );
38
39
40     generate
41         genvar i, j;
42         for (i = 0; i < 16; i = i + 1) begin : ROW
43             for (j = 0; j < 4; j = j + 1) begin : BIT
44                 D_Flip_Flop dff (
45                     .D(D[i][j]),
46                     .CLK(row_select[i]),
47                     .Q(rom_data[i][j]),
48                     .Q_bar(),
49                     .EN(1'b1),
50                     .CLR(1'b0),
51                     .L(1'b1)
52                 );
53             end
54         end
55     end
```

```

54         end
55     endgenerate
56
57
58     assign data = rom_data[address];
59
60 endmodule

```

4.5 Four-bit Adder

A combinational logic circuit that performs bitwise addition of two 4-bit binary numbers with an optional carry input.

```

1  `timescale 1ps / 1ps
2
3  module four_bit_adder (
4      input [3:0] A,
5      input [3:0] B,
6      input Cin,
7      output [3:0] Sum,
8      output Cout
9  );
10     wire c1, c2, c3;
11     full_adder FA0 (.a(A[0]), .b(B[0]), .cin(Cin), .s(Sum[0]), .
        cout(c1));
12     full_adder FA1 (.a(A[1]), .b(B[1]), .cin(c1), .s(Sum[1]), .cout
        (c2));
13     full_adder FA2 (.a(A[2]), .b(B[2]), .cin(c2), .s(Sum[2]), .cout
        (c3));
14     full_adder FA3 (.a(A[3]), .b(B[3]), .cin(c3), .s(Sum[3]), .cout
        (Cout));
15 endmodule

```

4.6 Multiplier

A 4x4-bit multiplier producing an 8-bit product, crucial for performing element-wise multiplication during convolution operations.

```

1  `timescale 1ns / 1ps
2
3  module multiplier_4x4 (
4      input [3:0] A,
5      input [3:0] B,
6      output [7:0] Product
7  );
8     wire [3:0] pp0, pp1, pp2, pp3;
9     wire [4:0] sum1, sum2, sum3;
10     wire c1, c2;
11     assign pp0 = A & {4{B[0]}};
12     assign pp1 = A & {4{B[1]}};
13     assign pp2 = A & {4{B[2]}};
14     assign pp3 = A & {4{B[3]}};
15     four_bit_adder ADD1 (.A(pp1), .B({1'b0, pp0[3:1]}), .Cin(1'b0),
        .Sum(sum1[3:0]), .Cout(sum1[4]));

```

```

16     four_bit_adder ADD2 (.A(pp2), .B({sum1[4], sum1[3:1]}), .Cin(1'
      b0), .Sum(sum2[3:0]), .Cout(sum2[4]));
17     four_bit_adder ADD3 (.A(pp3), .B({sum2[4], sum2[3:1]}), .Cin(1'
      b0), .Sum(sum3[3:0]), .Cout(sum3[4]));
18     assign Product = {sum3[4], sum3[3:0], sum2[0], sum1[0], pp0
      [0]};
19 endmodule

```

4.7 ALU

The Arithmetic Logic Unit (ALU) is responsible for both addition and multiplication, determined by a control selection signal.

```

1  `timescale 1ns / 1ps
2
3  module ALU (
4      input [3:0] A,
5      input [3:0] B,
6      input [1:0] Sel,
7      output [7:0] Result
8  );
9      wire [7:0] Sum;
10     wire [7:0] Product;
11     wire Cout;
12     wire [7:0] SelSum;
13     wire [7:0] SelProduct;
14     eight_bit_adder ADD (.A({4'b0000, A}), .B({4'b0000, B}), .Cin
      (1'b0), .Sum(Sum), .Cout(Cout));
15     multiplier_4x4 MULT (.A(A), .B(B), .Product(Product));
16     assign SelSum = {8{Sel[1]}} & Sum;
17     assign SelProduct = {8{Sel[0] & ~Sel[1]}} & Product;
18     assign Result = SelSum | SelProduct;
19 endmodule

```

4.8 Address Counter (first Sequence Register)

A 4-bit sequence register that determines the cell of the ROM to select for ALU operations.

```

1  `timescale 1ps / 1ps
2
3  module counter_one (
4      input CLK,
5      input RESET,      // Reset input (maps to CLR in flip-flop)
6      output [3:0] Q
7          // 4-bit counter output
8  );
9
10
11
12     wire [3:0] D;
13     wire [3:0] Q_bar;
14
15

```



```

16 assign D[3]= (Q[2] & Q[1]) | (Q[3] & ~Q[1]);
17 assign D[2] = (~Q[3] & ~Q[2] & Q[1]) | (Q[2] & ~Q[1]);
18 assign D[1] = Q[0];
19 assign D[0] = (~Q[1] & ~Q[0]);
20
21 // Instantiate D flip-flops
22 D_Flip_Flop dff0 (
23     .D(D[0]),
24     .CLK(CLK),
25     .EN(1'b1), // Always enabled
26     .CLR(RESET), // Reset signal
27     .L(1'b1), // Always load
28     .Q(Q[0]),
29     .Q_bar(Q_bar[0])
30 );
31
32 D_Flip_Flop dff1 (
33     .D(D[1]),
34     .CLK(CLK),
35     .EN(1'b1), // Always enabled
36     .CLR(RESET), // Reset signal
37     .L(1'b1), // Always load
38     .Q(Q[1]),
39     .Q_bar(Q_bar[1])
40 );
41
42 D_Flip_Flop dff2 (
43     .D(D[2]),
44     .CLK(CLK),
45     .EN(1'b1), // Always enabled
46     .CLR(RESET), // Reset signal
47     .L(1'b1), // Always load
48     .Q(Q[2]),
49     .Q_bar(Q_bar[2])
50 );
51     D_Flip_Flop dff3 (
52     .D(D[3]),
53     .CLK(CLK),
54     .EN(1'b1), // Always enabled
55     .CLR(RESET), // Reset signal
56     .L(1'b1), // Always load
57     .Q(Q[3]),
58     .Q_bar(Q_bar[3])
59 );
60
61
62
63
64
65 endmodule

```

4.9 Control Unit

Implements an FSM using four D flip-flops and a 4x16 decoder to generate timing and control signals for managing the entire convolution process.

```

1  'timescale 1ns / 1ps
2
3  module control_unit (
4      input clk,
5      input reset,
6      input E,
7      output reg [15:0] T
8  );
9      reg [3:0] D;
10     wire [3:0] G;
11     D_Flip_Flop dff0 (.D(D[0]), .CLK(clk), .EN(1'b1), .CLR(reset),
12         .L(1'b1), .Q(G[0]), .Q_bar());
13     D_Flip_Flop dff1 (.D(D[1]), .CLK(clk), .EN(1'b1), .CLR(reset),
14         .L(1'b1), .Q(G[1]), .Q_bar());
15     D_Flip_Flop dff2 (.D(D[2]), .CLK(clk), .EN(1'b1), .CLR(reset),
16         .L(1'b1), .Q(G[2]), .Q_bar());
17     D_Flip_Flop dff3 (.D(D[3]), .CLK(clk), .EN(1'b1), .CLR(reset),
18         .L(1'b1), .Q(G[3]), .Q_bar());
19     decoder4to16 decoder (.address(G), .row_select(T));
20     always @(*) begin
21         D[3] = (~G[3] & G[2] & G[1] & G[0] & E);
22         D[2] = (~G[3] & ~G[2] & G[1] & G[0]) | (~G[3] & G[2] & ~G
23             [1] & ~G[0]) | (~G[3] & G[2] & ~G[1] & G[0]) | (~G[3] &
24             G[2] & G[1] & ~G[0]);
25         D[1] = (~G[3] & ~G[2] & ~G[1] & G[0]) | (~G[3] & ~G[2] & G
26             [1] & ~G[0]) | (~G[3] & G[2] & ~G[1] & G[0]) | (~G[3] &
27             G[2] & G[1] & ~G[0]);
28         D[0] = (~G[3] & ~G[2] & ~G[1] & ~G[0]) | (~G[3] & ~G[2] & G
29             [1] & ~G[0]) | (~G[3] & G[2] & ~G[1] & ~G[0]) | (~G[3]
30             & G[2] & G[1] & ~G[0]) | (~G[3] & G[2] & G[1] & G[0] & ~
31             E);
32     end
33 endmodule

```

4.10 Kernel ROM

A 4x16 memory storing the kernel values used for convolution, selected through a kernel counter and a decoder.

```

1  'timescale 1ns / 1ps
2
3  module kernel (
4      input [3:0] address,
5      output [3:0] data
6  );
7
8      // Internal signals
9      wire [8:0] row_select;
10     wire [3:0] rom_data [8:0];
11     reg [3:0] D [8:0];
12
13     // Initialize ROM with specific data
14     initial begin
15         D[0] = 4'b0001;
16         D[1] = 4'b0010;

```

```

17         D[2]  = 4'b0001;
18         D[3]  = 4'b0000;
19         D[4]  = 4'b0001;
20         D[5]  = 4'b0010;
21         D[6]  = 4'b0001;
22         D[7]  = 4'b0000;
23         D[8]  = 4'b0001;
24     end
25
26
27     decoder4to16 decoder (
28         .address(address),
29         .row_select(row_select)
30     );
31
32
33     generate
34         genvar i, j;
35         for (i = 0; i < 9; i = i + 1) begin : ROW
36             for (j = 0; j < 4; j = j + 1) begin : BIT
37                 D_Flip_Flop dff (
38                     .D(D[i][j]),
39                     .CLK(row_select[i]),
40                     .Q(rom_data[i][j]),
41                     .Q_bar(),
42                     .EN(1'b1),
43                     .CLR(1'b0),
44                     .L(1'b1)
45                 );
46             end
47         end
48     endgenerate
49
50     // Output Multiplexing
51     assign data = rom_data[address];
52
53 endmodule

```

4.11 8-bit Register

A set of eight D flip-flops that store an 8-bit value, used for intermediate result storage and sequential data manipulation.

```

1  `timescale 1ns / 1ps
2
3  module register_8bit (
4      input  [7:0] in,
5      input  i_en,
6      input  clr,
7      input  clk,
8      output [7:0] out
9  );
10     D_Flip_Flop dff0 (.D(in[0]), .CLK(clk), .EN(~i_en), .CLR(clr),
11                     .L(1'b1), .Q(out[0]));
12     D_Flip_Flop dff1 (.D(in[1]), .CLK(clk), .EN(~i_en), .CLR(clr),
13                     .L(1'b1), .Q(out[1]));

```

```

12     D_Flip_Flop dff2 (.D(in[2]), .CLK(clk), .EN(~i_en), .CLR(clr),
13         .L(1'b1), .Q(out[2]));
13     D_Flip_Flop dff3 (.D(in[3]), .CLK(clk), .EN(~i_en), .CLR(clr),
14         .L(1'b1), .Q(out[3]));
14     D_Flip_Flop dff4 (.D(in[4]), .CLK(clk), .EN(~i_en), .CLR(clr),
15         .L(1'b1), .Q(out[4]));
15     D_Flip_Flop dff5 (.D(in[5]), .CLK(clk), .EN(~i_en), .CLR(clr),
16         .L(1'b1), .Q(out[5]));
16     D_Flip_Flop dff6 (.D(in[6]), .CLK(clk), .EN(~i_en), .CLR(clr),
17         .L(1'b1), .Q(out[6]));
17     D_Flip_Flop dff7 (.D(in[7]), .CLK(clk), .EN(~i_en), .CLR(clr),
18         .L(1'b1), .Q(out[7]));
18     endmodule

```

4.12 RAM

A 2x4 memory storing the convolution results after computation, enabling retrieval for further processing or display.

```

1  `timescale 1ns / 1ps
2
3  module RAM (
4      input [7:0] data_in,      // 8-bit data input
5      input [1:0] address,      // 2-bit address input (for 4 addresses)
6      input write_enable,      // Write enable signal
7      input clk,               // Clock signal
8      input clr,               // Clear signal for reset
9      output [7:0] data_out    // 8-bit data output
10 );
11
12     // Internal signals
13     wire [3:0] row_select;     // Decoder output for row selection
14     reg [7:0] data_out_reg;    // Output register for data_out
15
16     // Memory implementation using 32 D flip-flops (4x8 matrix)
17     wire [7:0] memory [3:0];  // 4x8 memory array
18
19     // Address decoder: 2-to-4 line decoder
20     decoder2to4 decoder (
21         .address(address),
22         .row_select(row_select)
23     );
24
25     // Instantiate D flip-flops for each bit in the 4x8 memory
26     genvar i, j;
27     generate
28         for (i = 0; i < 4; i = i + 1) begin : ROW
29             for (j = 0; j < 8; j = j + 1) begin : BIT
30                 D_Flip_Flop dff (
31                     .D(data_in[j]),          // Data input for
32                     .CLK(clk),               // Clock signal
33                     .EN(write_enable & row_select[i]), // Enable
34                     .CLR(clr),              // Clear signal

```

```

35         .L(1'b1),                                // Always load
36         when EN is high
37         .Q(memory[i][j]),                          // Data stored in
38         the flip-flop
39         .Q_bar()                                   // Not used
40     );
41 end
42 endgenerate
43 // Read operation: Assign the selected row to the output
44 always @(*) begin
45     case (address)
46         2'b00: data_out_reg = memory[0];
47         2'b01: data_out_reg = memory[1];
48         2'b10: data_out_reg = memory[2];
49         2'b11: data_out_reg = memory[3];
50         default: data_out_reg = 8'b00000000;
51     endcase
52 end
53 // Connect the output register to the data_out port
54 assign data_out = data_out_reg;
55
56 endmodule

```

5 Inputs and Outputs

- **Inputs:** Image pixel values (4x4 matrix), kernel values (3x3 matrix).

```

initial begin
    D[0] = 4'b0001;
    D[1] = 4'b0010;
    D[2] = 4'b0011;
    D[3] = 4'b0010;
    D[4] = 4'b0001;
    D[5] = 4'b0000;
    D[6] = 4'b0001;
    D[7] = 4'b0001;
    D[8] = 4'b0011;
    D[9] = 4'b0010;
    D[10] = 4'b0011;
    D[11] = 4'b0010;
    D[12] = 4'b0011;
    D[13] = 4'b0011;
    D[14] = 4'b0011;
    D[15] = 4'b0001;
end

```

Figure 1: Image

```

// Initialize ROM with specific data
initial begin
    D[0] = 4'b0001;
    D[1] = 4'b0010;
    D[2] = 4'b0001;
    D[3] = 4'b0000;
    D[4] = 4'b0001;
    D[5] = 4'b0010;
    D[6] = 4'b0001;
    D[7] = 4'b0000;
    D[8] = 4'b0001;
end

```

Figure 2: Kernel

- **Outputs:** Convolution result matrix stored in RAM.

6 Implementation

The implementation follows a structured sequence controlled by the FSM:

6.1 Flow Chart

The system follows these steps:

- The system starts with program counter increment.
- Address counter and kernel counter update accordingly.
- Multiplication and addition operations are performed.
- A control input (E) determines whether to store the result or continue processing.




Figure 3: Flow Chart of the System

6.2 State Diagram

The FSM transitions through states from T0 to T8. The control input (E) dictates whether the system loops back or stores the final result.




Figure 4: State Diagram of the System

6.3 Block Diagram

Demonstrates data flow between components, including program counter, demultiplexer, address counter, ROM, ALU, control unit, and memory.




Figure 5: Block Diagram of the System

7 Results

- The designed system successfully performs 4x4 image convolution using a 3x3 kernel.


```

* # KERNEL: E=1 T=000000001000000000 PC=00 Demux:0000 address=1010 data=0011 kernel=0001 Multiplication:00000000 regA:00000011 Addition:00000000 regB:00001111 address=00 RAM:00001111
* # KERNEL: E=1 T=000000000000000000 PC=01 Demux:0000 address=0000 data=0001 kernel=0001 Multiplication:00000000 regA:00000011 Addition:00000000 regB:00000000 address=01 RAM:00000000
* # KERNEL: E=1 T=000000000000000010 PC=01 Demux:0010 address=0010 data=0011 kernel=0001 Multiplication:00000000 regA:00000011 Addition:00000000 regB:00000000 address=02 RAM:00000000
* # KERNEL: E=1 T=000000000000000100 PC=01 Demux:0000 address=0010 data=0011 kernel=0001 Multiplication:00000000 regA:00000011 Addition:00000000 regB:00000000 address=03 RAM:00000000
* # KERNEL: E=1 T=000000000000000100 PC=01 Demux:0000 address=0010 data=0011 kernel=0001 Multiplication:00000000 regA:00000011 Addition:00000000 regB:00000000 address=04 RAM:00000000
* # KERNEL: E=1 T=000000000000000100 PC=01 Demux:0000 address=0010 data=0011 kernel=0001 Multiplication:00000000 regA:00000011 Addition:00000000 regB:00000000 address=05 RAM:00000000
* # KERNEL: E=1 T=000000000000000100 PC=01 Demux:0000 address=0010 data=0011 kernel=0001 Multiplication:00000000 regA:00000011 Addition:00000000 regB:00000000 address=06 RAM:00000000
* # KERNEL: E=1 T=000000000000000100 PC=01 Demux:0000 address=0010 data=0011 kernel=0001 Multiplication:00000000 regA:00000011 Addition:00000000 regB:00000000 address=07 RAM:00000000
* # KERNEL: E=1 T=000000000000000100 PC=01 Demux:0000 address=0010 data=0011 kernel=0001 Multiplication:00000000 regA:00000011 Addition:00000000 regB:00000000 address=08 RAM:00000000
* # KERNEL: E=1 T=000000000000000100 PC=01 Demux:0000 address=0010 data=0011 kernel=0001 Multiplication:00000000 regA:00000011 Addition:00000000 regB:00000000 address=09 RAM:00000000

```

Figure 6: Result showing a portion where T8 state transit to T0 state storing the result in RAM.

- State transitions ensure proper control of data flow and computation.
- The output is stored in RAM after the completion of the convolution process.




Figure 7: Output Waveform of the System

8 Conclusion

The digital convolution system was successfully developed using an FSM-based approach. Key components, including the ALU, control unit, and memory handling, were implemented effectively. Future improvements include optimizing memory access for larger image sizes and integrating advanced convolution techniques.

9 References

1. Digital System Design Course Materials.
2. Relevant Image Processing Literature.