









RV32I 32 Bits

- Instructions needed for project:

- R type: ADD, SUB, AND, OR, XOR, SLT
- I type: ADDI, ANDI, ORI, XORI, LW
- S type: SW
- B type: BEQ, BNE

- Explanation for all instructions:



Makiru RV32I Processor

Funct3 and funct7 combined with opcodes distinguishes instructions

R type = Register/Register ALU

I type = register + imm operations

S type = Load/Store operations

B type = Branch operations

RV32I 3 STAGE CPU CORE

→ add rd, rs1, rs2

- adds registers rs1 and rs2 and stores the result in rd
- arithmetic overflow is ignored and the result is simply the low XLEN bits of result

→ Sub rd, rs1, rs2

- subs registers rs1 and rs2 and stores the result in rd
- arithmetic overflow is ignored and the result is simply the low XLEN bits of result

→ and rd, rs1, rs2

- performs bitwise AND on registers rs1 and rs2 and place result in rd
- or rd, rs1, rs2
- performs bitwise OR on registers rs1 and rs2 and place result in rd

→ XOR rd, rs1, rs2

- performs bitwise XOR on registers rs1 and rs2 and places result in rd

→ SLT rd, rs1, rs2

- places the value 1 in register rd if register rs1 is less than register rs2 when both are treated as signed numbers, else 0 is written

→ addi rd, rs1, imm

- adds the sign extended 12 bit immediate to register rs1. Arithmetic overflow is ignored and the result is simply the low XLEN bits of the result


→ andi rd, rs1, imm

- performs bitwise AND on register rs1 and the sign extended 12-bit immediate and place the result in rd


→ ori rd, rs1, imm

- performs bitwise OR on rs1 and imm sign extended and place result in rd


XORI




LW




SW



BEQ



BNE



3 STAGE PIPELINE:

- IF = PC \rightarrow Instruction Memory (Not data memory)

- EX = Decode + ALU + branch (data memory access), RegWrite, SignExt, memtoreg

- WB = Register Writeback

HAZARDS:

- Load Use Hazard: When a instruction needs data from a load instruction that hasn't finished reading the data from memory yet, creating a data dependency where the next instruction tries to read the value too early

Solution: Stall IF for 1 clock cycle
insert bubble in EX

- Branch Taken Hazard: When a processor incorrectly guesses whether a conditional branch will jump to a new instruction or continue sequentially, loading the wrong instructions into the pipeline, which then needs to be flushed, wasting time and slowing performance

Solution: flush next instruction, update pc to target

Instruction Fetch

- Program Counter
- Instruction Memory
- PC + 4 adder

Execute Stage

- Register File
- Immediate Generator
- ALU
- Branch Computer
- Data memory

Writeback Stage

- Writeback MUX
- Register file write port

Control Signals:

- RegWrite = enable register write
- MemRead = read memory
- MemWrite = write memory
- MemToReg = select ALU vs memory
- Branch = branch enable
- ALUSrc = immediate vs register (rs2)
- ALUOp = ALU operation select

★ For a load instruction, the write back mux selects the data read from the memory rather than the ALU result because the value to be written comes from the memory, not the address computation

Pipeline Registers:

- IF/EX Register

- instruction
- PC
- PC + 4

- EX/WB Register:

- ALU Result
- memory read data
- rd
- RegWrite
- MemToReg

System Verilog Modules:

- ★ PC.sv
- ★ imem.sv
- ★ regfile.sv
- ★ alu.sv
- ★ imm_gen.sv
- ★ control.sv
- ★ if_ex-reg.sv
- ★ ex-wb-reg.sv
- ★ top.sv

Control Table:


R-Type

- | | |
|--------------|--------------|
| RegWrite = 1 | • I-Type |
| MemRead = 0 | RegWrite = 1 |
| MemWrite = 0 | MemRead = 0 |
| MemToReg = 0 | MemWrite = 0 |
| ALUSrc = 0 | MemToReg = 0 |
| Branch = 0 | ALUSrc = 1 |
| ALUOp = Func | Branch = 0 |
| | ALUOp = Func |

Load

- | | |
|--------------|--------------|
| RegWrite = 1 | • Store |
| MemRead = 1 | RegWrite = 0 |
| MemWrite = 0 | MemRead = 0 |
| MemToReg = 1 | MemWrite = 1 |
| ALUSrc = 1 | MemToReg = X |
| Branch = 0 | ALUSrc = 1 |
| ALUOp = ADD | Branch = 0 |

High Level Block Diagram:



IF/Ex Register:

- instr
- PC-plus4

Ex/WB Register:

- alu-result
- mem-data
- rd
- RegWrite
- MemToReg

Control Table:

I-Type

- | |
|--------------|
| RegWrite = 1 |
| MemRead = 0 |
| MemWrite = 0 |
| MemToReg = 0 |
| ALUSrc = 1 |
| Branch = 0 |
| ALUOp = Func |

Branch

- | |
|--------------|
| Regwrite = 0 |
| MemRead = 0 |
| MemWrite = 0 |
| MemToReg = X |
| ALUSrc = 0 |
| Branch = 1 |
| ALUOp = SUB |

Full 3-Stage RISC-V Data Path:

