

EEE - 363

Microprocessor & Interfacing

Section - B
(Nipa Maam)

⇒ Books


→ Barry B. Brey

→ Ramesh Gomber

→ MD Rafiquzzaman

8086 Hardware Specifications

Pin Diagram of 8086



→ 16 bit MP with a 16 bit Data bus.

→ Draws a Maximum supply current 360 mA (5V parts)

Pin Out and Pin function:

VCC → Power supply provide +5V signal for MP

GND → Ground connection is the return for Power Supply

AD₀-AD₁₅ → Address / Data bus line composed the multiplexed address or data bus on 8086

- / ALE = 1 → Address bus → A₁₅-A₀
- ALE = 0 → Data bus → D₁₅-D₀

A₁₉/S₆... A₁₆/S₃ → Address / status bus bits are multiplexed

Provide Address signal :- A₁₉-A₁₆

" Status bits :- S₆-S₃

Status bit, S₆ → always zero (0)

Status bit, S₅ → Indicates the condition of IF Flag bits
(interrupt flag)

Status bit S₄, S₃ → Shows which segment is accessed during current bus cycle.

S ₄	S ₃	Function
0	0	ES
0	1	SS
1	0	CS
1	1	DS

Extra segment

Stack "

Code "

Data "

CLK → Clock Pin Provides time source for Microprocessor clock signal. Must have duty cycle - 33%. $\frac{\text{High - } \frac{1}{3} \text{ sec}}{\text{Low - } \frac{2}{3} \text{ sec}}$

RESET → Reset input causes the MP to reset itself if the pin is held high for a minimum four clocking Period.

After the RESET instruction, execution begins at FFFF 01H and IF Flag is cleared.

~~BHE/S7~~ → Bus High Enable pin is used to enable the most significant Data bits ($D_{15}-D_8$) During Read ON. Write Operation → S_7 is always 1

NMI → Non Maskable Interrupt input similar to INTR except that NMI doesn't check if the IF flag is 0 or 1. If NMI activated, this interrupt input gives interrupt vector 2

TEST → Sends Microprocessor in Wait state. During this time, data comes from Co-microprocessor

TEST = 0 → Microprocessor Waits (WAIT instruction works)

TEST = 1 → WAIT Instruction wait for TEST to become 0.

Maximum Mode Pin:

To achieve maximum mode for use with external coprocessors, MN/\bar{Mx} must be connected to ground.

$$S_0 \ MN/\bar{Mx} = 0$$

$\Rightarrow \bar{S}_2, \bar{S}_1, \bar{S}_0 \rightarrow$ Status bit indicate the function of current bus cycle

\bar{S}_2	\bar{S}_1	\bar{S}_0	Function
0	0	0	Interrupt Acknowledged
0	0	1	I/O Read
0	1	0	I/O Write
0	1	1	Halt
1	0	0	Opcode Fetch
1	0	1	Memory Read
1	1	0	Memory Write
1	1	1	Passive

Minimum Mode Pin:

→ Obtained by connecting MN/\bar{Mx} to +5V

→ It must not be connected through pull-up register.

\overline{INTA} → Interrupt Acknowledgment generated by MP response to Interrupt which causes Interrupt vector to be put on the data bus.

ALE → Address Latch Enable . shows that 8086 address/data bus ($A_{15}-A_0$) contains Address information.

DEN → Data Bus Enable activates external Data Bus Buffering.

READY → Ready Pin is related to TEST. When TEST is activated, MP is not Ready to work, $\text{READY} = 0$ when, function of TEST finishes, MP ready to work, $\text{READY} = 1$

TEST: 0 $\Rightarrow \text{READY} = 0$ (MP enters WAIT state)

TEST: 1 $\Rightarrow \text{READY} = 1$ (MP operates)

RD → $\bar{RD} = 0$, the MP Data bus is controlled by MP or I/O

WR → $\bar{WR} = 0$, the MP outputs data to Memory or I/O

DT/R → $DT/\bar{R} = 1 \rightarrow$ MP will transmit data

$DT/\bar{R} = 0 \rightarrow$ MP " Receive "

M/I \bar{O} → Select Memory or I/O mode. This pin shows MP address bus contains either memory address or I/O port address.

HOLD → Hold input request a Direct Memory Access (DMA)

If $\text{Hold} = 0 \rightarrow$ MP executes software

$\text{Hold} = 1 \rightarrow$ MP stops "

HLDA → Hold Acknowledgment shows MP enters the Hold state.

SS0 → This signal is combined with M/I \bar{O} and DT/R

to decode the function of the current bus cycle.

Difference between minimum and maximum mode operation.


Minimum Mode	Maximum Mode
(I) Only 1 MP available	(I) More than 1 MP available
(II) ALE for the Latch given by 8086	(II) ALE given by different IC 8288
(III) \overline{DEN} , $\overline{DT/R}$, M/\overline{IO} , \overline{RD} , \overline{WR} Control signal generated by MP itself <small>\overline{INTA}, Hold, HLDA</small>	(III) generated by 8288
(IV) Simple but slower	(IV) Complex but fast
(V) Performance lower	(V) Performance higher

8284 A : Clock Generator

Basic Functions of Clock Generator :-

- (I) Clock generation
- (II) RESET generation
- (III) READY generation
- (IV) Peripheral clock signal

Connection of 8284A and 8086



F/C → Frequency / Crystal. It selects input chooses for the clocking source for the 8284A.

Clock Generation Process :

- Crystal is connected to X₁ and X₂
- XTAL OSC generates a square wave signal at crystal's frequency which feeds :
 - An inverting buffer (output OSC) which is used to drive the EFI input of 8284A's
 - A 2 to 1 MUX
- F/C selects XTAL or External Input.
- The MUX drives a divided by 3 counter , which converts 15 MHz to 5 MHz clock Signal.

→ This drives :

- The READY flip flop (READY synchronization)
 - A second divided-by-2 counter which generates a 2.5 MHz CLK for peripheral component (PCLK)
 - The RESET flip flop
 - CLK which drives the 8086 CLK input
- When, $\overline{\text{ASYNC}} = 0 \rightarrow$ Two stage synchronization
 $\overline{\text{ASYNC}} = 1 \rightarrow$ One " "

RESET :

- Negative edge trigger flip flop applies the RESET signal to 8086 on the falling edge
- The 8086 samples the RESET pin on the Rising edge.
- CSYNC : used with Multiple Processors
- Correct reset timing requires that the RESET input to the MP becomes a logic 1 No Later than 4 clocks after power up and stay for at least 50us.

~~Bus~~ Buffering and Latching

There are 3 buses :- (I) Address, (II) Data, (III) Control.
Address and Data bns are multiplexed due to Pin limitation of 8086

Why the Data bus are De-multiplexed / Why not leave the buses multiplexed.

→ → The memory and I/O require that the address remain valid and stable throughout a read or write operation.

→ If the buses are multiplexed, the change in address occurs at the memory and I/O, which cause them to read or write in the wrong location.

→ If more than 10 unit loads are attached to bus Pin, the entire 8086 must be buffered.


→ Latches buffer for A₀-A₁₅

→ Control and A₁₆-A₁₉ + BHE buffer separately.

→ Data bus Buffering must be bidirectional.

BUS Buffering and Latching Structure in 8086

→ Address pin transfer through Pin " " → Latch Buffer
 → Data Pin " "



~~BUS~~ Timing Diagram


(I) Read Timing Diagram

(II) Write Timing Diagram

(I) Read Timing Diagram: MOV AX, [BX]

→ Read Data from memory location $[BX]$ to AX

$\text{ALE} = 1$; $M/\overline{IO} = 1$; $\text{DT}/\overline{R} = 0$; $\overline{DEN} = 0$; $\overline{RD} = 0$; $\overline{WR} = 1$



During T₁:

- During first clock Period, the address of the memory or input-output location is sent through the address bus and address/data bus.
- Control Signal ALE, M/ \bar{R} , DT/ \bar{R} latch the address on the address bus and set the data transfer direction on data bus.

During T₂:

- MP takes some time to setup the data to be read.
- This stage defined as float stage

During T₃:


- 8086 issues the read signal.
- MP accepts the data to be read from MP or I/O device

During T₄:

- All the signals are deactivated for the Preparation of next bus cycle.

(11) Write Bus diagram:

MOV [DX], AX. → Memory Write.



During T1:

- During first clock Period, the address of the memory or input-output location is sent through the address bus and address / data bus.
- Control Signal ALE, M/ $\bar{I}O$, DT/ \bar{R} latch the address on the address bus and set the data transfer direction on data bus.

During T2:

- 8086 issues some time to write signal. Float
- Data will be written to or received by Data bus
- Memory or I/O Device begin to write.

During T3:

- clocking Period is provided to allow the memory time to access data.

During T4:

- D0-D15 data Buses Write data to the memory/ I/O device
- All the buses are deactivated for preparation of Next cycle

Problem: Write down the status of the Control Pin of 8086 MP for following Instruction, MOV AX, [BX]

\Rightarrow Here, MOV AX, [BX]

This indicates Read Operation. So the Status of Control Pins are:-

$$\text{ALE} = 1$$

$$\overline{\text{DEN}} = 0$$

$$\text{M}/\overline{\text{IO}} = 1$$

$$\text{DT/R} = 0$$

$$\overline{\text{RD}} = 0 \rightarrow \text{Read operation}$$

$$\overline{\text{WR}} = 1$$

Data comes from Memory to Register
Because Memory operation

Problem: Write down the status of the Control Pin of 8086 MP for following Instruction, MOV [AX], BX

\Rightarrow Here, MOV [AX], BX

This indicates Write Operation. So the Status of

Control Pins are:-

$$\text{ALE} = 1$$

$$\overline{\text{DEN}} = 0$$

$$\text{M}/\overline{\text{IO}} = 1$$

$$\text{DT/R} = 1$$

$$\overline{\text{RD}} = 1$$

$$\overline{\text{WR}} = 0$$

Write operation.

Problem: What is the control Pin status for OUT DX, AX

\Rightarrow OUT DX, AX is a write operation.

$$\text{So, } \text{ALE} = 1$$

$$\text{DT/R} = 1$$

$$\overline{\text{DEN}} = 0$$

$$\overline{\text{RD}} = 1$$

$$\text{M}/\overline{\text{IO}} = 0$$

$$\overline{\text{WR}} = 0$$

↳ Input Output operation

Problem: What is the control Pin status for IN AX, DX

⇒ IN AX, DX is a Read operation.

$$\text{So, } \text{ALE} = 1$$

$$\overline{\text{DT/R}} = 0$$

$$\overline{\text{DEN}} = 0$$

$$\overline{\text{RD}} = 0$$

$$\text{M}/\overline{\text{IO}} = 0$$

$$\overline{\text{WR}} = 1$$

↳ Input Output operation


- * MOV AX, BX → Not Read, Not Write.
So control Pins are inactive.

<u>Difference b/w Maskable Interrupt</u>	<u>vs</u>	<u>Non-Maskable Interrupt</u>
1. Can be delayed/rejected		1. Can not be delayed/rejected
2. It will interrupt the processor if it's enabled		2. It will always interrupt the processor
3. Priority 2nd		3. Priority 1st
4. Most of them automatically disable after an interrupt has occurred		4. There is no software mechanism to prevent the processor being interrupted by Non-maskable interrupt
5. Higher response time		5. It has very low response time

▣ Differentiate between Buffer and Latch:

<u>Buffer</u>	<u>Latch</u>
i.) Buffer is bidirectional or unidirectional.	i.) Latch is unidirectional.
ii.) Used with data.	ii.) Used with address.
iii.) Sends data quickly to the microprocessor.	iii.) Latch keeps the stack until next clock comes.

Memory Mapping Interfacing




Memory
ROM
RAM

ROM → System Software, Permanent Data

RAM → Temporary Data, Application Software


- 4 Common types of memory : (i) ROM
 (ii) EEPROM (Flash Memory)
 (iii) SRAM
 (iv) DRAM

Memory Pin Connection :



$$\text{Memory Size} = 2^N \rightarrow \text{Address Line.}$$

Example: A $2^{11} \times 8$ EPROM:




We know that -

8086 Microprocessor
has 20 bit
address bus.

But the $2^{11} \times 8$
EPROM (Memory Device)

So, the rest of the
9-bit address line is provided through
a 3-to-8 line decoder on a NAND gate.



To generate more
than one address
by A₁₁ A₁₉,
decoder is used.

Problem For the given memory device-

- Find the size of memory
- Starting address of memory
- Last address of memory.



(i) We know, Size of memory, = 2^n .

Here, n: 11 So, size of memory: 2^{11}

= 2048.

(i) Starting address of memory:

A₁₉ A₁₈ A₁₇ A₁₆ A₁₅ A₁₄ A₁₃ A₁₂ A₁₁ A₁₀ A₉ A₈ A₇ A₆ A₅ A₄ A₃ A₂ A₁ A₀

1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0

F F S 0 0

∴ Starting address = FF800H


(ii) The last address

A₁₉ A₁₈ A₁₇ A₁₆ A₁₅ A₁₄ A₁₃ A₁₂ A₁₁ A₁₀ A₉ A₈ A₇ A₆ A₅ A₄ A₃ A₂ A₁ A₀

1 1

∴ last address = FFFFFH

Problem:



Find the initial and the final address of the 2nd memory.

⇒ Here, A₁₁, A₁₂ are not present. So don't care.

size of 2nd memory : $2^n : 2^m = 2048 = 800 \text{ H}$

$$n = 11$$

Now, Here, for 2nd Memory,
input for \overline{CS} is D₁

From, Decocken,
 MSB LSB
 $A_{1S} A_{1S} A_{1S}$
 0 0 0
 0 0 1
 0 1 0
 - - - ..'

$$\frac{D_0}{D_1} = \frac{D_2}{D_3}$$

$A_{15} \quad A_{14} \quad A_{13}$

So, the combination for 2nd memory, 0 0 1


Initial Address of 2nd Memory,

∴ initial Address = F2000H

Final Address of 2nd Memory

$A_1, A_{18} A_{17} A_{16} A_{15} A_{14} A_3 A_{12} A_{11} A_{10} A_9 A_8 A_7 A_6 A_5 A_4 A_3 A_2 A_1 A_0$
1 1 1 1 0 0 1 0 0 1 1 1 1 1 1 1 1 1 1

∴ final address = F27FF H



Question - 01: Find the initial and the final address of 2nd Memory.

Question - 02: Write an instruction to read 2-Byte data from EEPROM and write into DX register (from the initial address of 2nd memory 2000H)

Question -03: What is the size of the memory?

\Rightarrow Here, D_r goes to 2nd Memory,

So, combination is, $A_{15}^0 A_{19}^0 A_{13}^1$

Initial Memory address for 2nd Memory

$\doteq F2000H$

Final Memory address

$$A_1, A_{18} \quad A_{19} \quad A_{16} \quad A_{15} \quad A_{14} \quad A_{13} \quad A_{12} \quad A_{11} \quad A_{10} \quad A_9, A_8 \quad A_7 \quad A_6 \quad A_5 \quad A_4 \quad A_3 \quad A_2 \quad A_1 \quad A_0$$

(1 1 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1)

= F3FFH

(ii) If the initial physical address = F2000H

$$= 10 \times 7000 \text{ H} + 2000 \text{ H}$$

∴ Segment Address = F000H

offset address = 2000H

Program: MOV AX, F000H

MOV DS, AX

MOV SI, 2000H

MOV DX, [SI]

↑ 2 byte data transferred to DX

{ For 1 byte transfer

MOV DL, [BX] / [SI]

MOV DH, [BX] / [SI]

alternative]

2


(ii) Here, $n = 13$. \therefore Size of 2nd memory : 2^{13}

\therefore total size of memory : 3×2^{13}

\therefore total size of memory : 3×2^{13}

Problem: From the following figure determine

- Initial and final address of the 2nd section.
- Size of the Memory device.
- Write an instruction to load a final byte in DL and next 2 byte in DX.
The starting address = F2010H.
- For initial address from the circuit, record 1 byte data.



$\Rightarrow^{(1)}$ Here, For the Second Section, A_{15}^0 A_{19}^0 A_{13}^1

:- Initial Address of 2nd Section.

= F2000H

Final Address of 2nd Section.

$$A_{17} A_{18} A_{19} A_{16} A_{15} A_{14} A_3 A_{12} A_{11} A_{10} A_9 A_8 A_7 A_6 A_5 A_4 A_3 A_2 A_1 A_0$$

1 1 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

= F3FFFH

(ii) there are, 13 address port; $n = 13$

So, size of memory = 2^n = 2^{13}

(iii) For the starting address = F2010 H

$$= 10 \times F_{000\text{H}} + 2010\text{H}$$

∴ Segment address = F000H

Offset address : 2010H

Program: MOV AX, F0001H

MOV DS, AX

MOV SE, 2010

MOV SI, [DI]
MOV DL, [SI]

INC S1

MUV DR, [SI]

(iv) The initial address : F2000 H

$$= 10 \times 1000 \text{H} + 2000 \text{H}$$

\therefore Segment Address : F000H,
Offset Address = 2000H

Program: MOV AX, F000H

MOV DS, AX

MOV SI, 2000H

MOV DX, [SI]

I/O Interfacing

- IN → Read information from an I/O device to AX
OUT → Write " " to an " " from AX.
→ I/O Address stored in Register DX → Variable address.
→ 8 bit stored in ROM → fix address.

Ex: (i) IN AL, P8 (ii) IN AX, P8 , (iii) IN AL, DX
(iv) OUT P8, AL (v) OUT DX, AX
→ Whenever data are transferred by using the IN and OUT instruction, the I/O address after called a port address appear on address line.


8 bit port Number = A₇ — A₀
16 " " : A₁₅ — A₀


There are two method of I/O interfacing:-

- (i) Isolated I/O
- (ii) Memory mapped I/O


Isolated I/O	Memory Mapped I/O
(i) Use only IN, INS, OUT, OUTS instructions to transfer data.	(i) Doesn't use any instruction that transfer data between MP and memory.
(ii) It has separate control signal \overline{IOWC} , \overline{IORC}	(ii) \overline{IOWC} , \overline{IORC} has no function here
(iii) I/O location are isolated from memory location	(iii) Memory Mapped device is treated as memory location in memory map
(iv) PC use this	(iv) PC doesn't use memory mapped I/O.
(v) Expendable	(v) Non expendable

Basic O/P interface






Input Interface




7 Segment Display with MP

Two Types Connection :-

(1) Common Anode :




(2) Common Cathode :-



Problem:

- i What are the addresses of Port A and Port B?
 - ii Identify Port A and Port B as input or output Port.
 - iii Write program regarding the decoder circuit.



 Here, $A_1 - A_8$ is don't care

O_1 and O_2 both depend on O_1 .

and α_1 depend on A_1, A_3, A_2 which is $\begin{matrix} A_1 & A_3 & A_2 \\ 0 & 0 & 1 \end{matrix}$

So, Port Address,

$$A_7 \quad A_6 \quad A_5 \quad A_4 \quad A_2 \quad A_2 \quad A_1 \quad A_0 \\ | \qquad 0 \qquad 0 \qquad 0 \qquad 0 \qquad 1 \qquad 0 \qquad 1 = 85H$$

Port address for both Port A and Port B same.

\therefore Pont A = 85 H ; Pont B = 85 H.

(ii) Output O_4 goes to enables of Port A

and, α_1, α_2 depend on $\overline{RD}, \overline{WR}, M/I\bar{O}$

So,

\overline{RD} \overline{WR} M/I/O

Port A
(04)

\rightarrow 1 0 0

=> which indicates write

Port B
(02)

\rightarrow 0 1 0

=> " " read.


\therefore Port A \rightarrow Output Port ; Port B \rightarrow input Port .

(ii)

IN
Port B OUT
Port A

\therefore Program: IN AL, 85H \leftarrow Input from Port B
 OUT 85H, AL \leftarrow Output in Port A

32. In Figure 5.21, write instructions to display the number "97" at the common-anode seven-segment LED port.



⇒ To display, '97' in common anode 7-segment,
Here, '9' at upper one (γ_3) and '7' at lower one
(γ_2)

for, $\gamma_3 \rightarrow A_3 \ A_2 \ A_1 \ A_0$ and $\gamma_2 \rightarrow A_3 \ A_2 \ A_1 \ A_0$
 $0 \ 1 \ 1 \ 0$ $0 \ 1 \ 0 \ 0$


Now, Port Address for both:-

$A_7 \ A_6 \ A_5 \ A_4 \ A_3 \ A_2 \ A_1 \ A_0$	$= F5H$ (for 9)
$1 \ 1 \ 1 \ 1 \ 0 \ 1 \ 0 \ 1$	
$A_7 \ A_6 \ A_5 \ A_4 \ A_3 \ A_2 \ A_1 \ A_0$	$= F4H$ (for 7)
$1 \ 1 \ 1 \ 1 \ 0 \ 1 \ 0 \ 0$	

Now, in Common anode 7 segment display:-

dp g f e d c b a
9 :- $1 \ 0 \ 0 \ 1 \ 0 \ 0 \ 0 \ 0 = 90H$

7 :- $1 \ 1 \ 1 \ 1 \ 1 \ 0 \ 0 \ 0 = F8H$



on at logic = 0
dp = 1

Program:

MOV DX, F5H

MOV AL, 90H

OUT DX, AL

} to display '9'

MOV DX, F4H


MOV AL, F8H

OUT DX, AL

} to display '7'

6(a) Fig. 6(a) represents the interfacing of seven segment LED display with 8086 15 microprocessor.

- Determine whether it is memory mapped I/O device or isolated I/O device.
- Write instruction to display digit 7 at the port.
- Why latch is used between decoder and seven segment LEDs?



- ⇒ (i) It is isolated I/O device, as, in order to on this, we need instruction like IN and OUT
(ii) Here, 7 Segment in common anode. So, logic 0 to turn on LED.


Here, Here, for O₅ → A₂ A₁ A₀
 | 0 1

Now, Port Address,
 A₇ A₆ A₅ A₄ A₃ A₂ A₁ A₀

 | | | | | (0 1 = FDH

Now, for 7 Segment Display,

dp g f c d e b a
 1 1 1 1 1 0 0 0 = F8H




Programm:

```
MOV DX, F0H  
MOV AL, F8H  
OUT DX, AL
```

address

(iii) The decoder is used to solve the mismatch problem between microprocessor and input output device.

Microprocessor is very fast device, whereas output device is very slow with respect to microprocessor. So, input output device cannot read data from MP in a short time. To solve this problem Latch is used. When MP send data to address bus, latches hold data and send this to I/O devices & will wait to send data until I/O device read data properly.



$s_7 \quad s_6 \quad s_5 \quad s_4 \quad s_3 \quad s_2 \quad s_1 \quad s_0$

| 0 | 1 | 1 | 0 | 1 | 1 | 1 | = B7H

Read address:

A ₁₉	A ₁₈	A ₁₇	A ₁₆	A ₁₅	—	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀
1	1	1	1	1	—	1	1	1	1	1	1	0	0	1

= FFF9H

Write address : FFF8H

8255 PPI

Programmable Peripheral Interface

Parallel I/O Devices - (I) Displays
(II) Keyboard
(III) Printers (old Printers) etc.

Serial I/O Devices - (I) Some Printers (II) Data Communication

8255

- 24 I/O Pins
- 8 bit Parallel Ports A and B
- C Port :- Can be grouped as 4 bit
 $C_U(PC_7 - PC_4)$ [upper] and $C_L(PC_3 - PC_0)$ [lower]

Basically two Modes :-

- (I) BSR Mode - Set/Reset
- (II) I/O Mode - Input/Output

- (I) BSR Mode does set/Reset in Port C
- (II) I/O Modes divided into -
 - (I) Mode 0 (Simple I/O)
 - (II) Mode 1 (Handshake)
 - (III) Mode 3 (Bidirectional)

Pin Diagram

PA3	1	40	PA4
PA2	2	39	PA5
PA1	3	38	PA6
PA0	4	37	PA7
RD	5	36	WR
CS	6	35	RESET
GND	7	34	D0
A1	8	33	D1
A0	9	32	D2
PC7	10	31	D3
PC6	11	30	D4
PC5	12	29	D5
PC4	13	28	D6
PC0	14	27	D7
PC1	15	26	VCC
PC2	16	25	PB7
PC3	17	24	PB6
PB0	18	23	PB5
PB1	19	22	PB4
PB2	20	21	PB3

Functions of Pins

- Data Bus (D0-D7) :- 8 bit bidirectional Data Buses. are connected to 8086 data bus for transferring data.
- CS (chip select) :- This is active low signal. When, it is low, data is transferred from 8086.
- RD : When it is low → Read operation will occur
- WR : " , " , " → Write " , "
- Address (A0-A1) :- This select the Port of 8255 PPI.


A ₀	A ₁	
0	0	→ Port A
0	1	→ Port B
1	0	→ Port C
1	1	→ control Register

→ RESET → This is used to reset the device.
This operation clears control register.

PA₀ - PA₇
PB₀ - PB₇
PC₀ - PC₇


8 bit bidirectional Data Bus

Block Diagram of 8086 with 8255 PPS




Why PPI are Used with 8086 Microprocessor?

⇒




Since the 8086 MP responses faster than the Peripheral device, there is a chance of data overwriting.

To solve this problem, we need to add a synchronizing device between the MP and Peripheral Device. which is called Programmable Peripheral Interface.(PPI)



Control Word of 8255 PPI



Mode-0 : Simple Input Output

- In this mode, Port A and Port B are used as two simple 8 bit I/O ports and Port C as two 4-bit ports.
- Each Port can be programmed to function as simply an input port or output port.
- The input/output feature in Mode 0 are as follow:
 - (I) Output are Latched
 - (II) Input are not Latched
 - (III) Ports don't have handshake or interrupt capability.

Mode 1 :- Handshake

Handshaking Signal:


The Microprocessor and the peripheral device operate at different speeds. Therefore, the signals are exchanged before data transfer between fast responding MPU and slow responding Peripherals.

The signals are called Handshaking Signal.

- Two Ports (A and B) function as 8 bit I/O ports. They can be configured as either input or output ports.
- Each port uses 3 lines from Port C as Handshake signal. The remaining two line can be used as simple I/O operation.


- Input and Output Data are latched.
- Interrupt logic is supported.

Data Input Interfacing with Handshaking Signal (Read Operation)




- (1) A Peripheral strobe places a data byte in the input port and inform the PPI by sending a handshaking signal STBL (strobe)
- (2) The PPI device informs the peripheral device that its input is full. Don't send the next byte until this one has been read. This message is sent to peripheral device by handshaking signal IBF (Input Buffer Full)
- (3) The MPU keep checking the status until a byte is available. On the PPI sends an interrupt to MPU to inform that it has a byte to read.

(4) MPU reads the byte by sending control signal RD
Data Output Interfacing with Handshaking Signal
(Write Operation)



- (1) The MPU writes a byte into the output port of the Programmable device by sending a control signal \overline{WR} .
- (2) The PPI informs the Peripheral, by sending the Handshaking signal OBF, that a byte has to be written.
- (3) The peripheral acknowledges the byte by sending back the ACK (Acknowledgment) signal to interfacing device
- (4) The PPI ask for the next byte through interrupting the MPU or the MPU finds out that the byte has been acknowledged through the status check

Problem - 01:



Write a program to read from switches and display the reading from port B to port A and from port C to PCU.

⇒ Here, Port Address:

A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	
1	0	0	-	-	-	-	0	0	0	0	0	0	0	0	0	⇒ 8000H → Port A
1	0	0	-	-	-	-	0	0	1	1	1	1	1	1	1	→ 8001H → Port B
1	0	0	-	-	-	-	0	1	0	0	0	0	0	0	0	→ 8002H → Port C
1	0	0	-	-	-	-	0	1	1	1	1	1	1	1	1	→ 8003H → Control Register

Here, Port A, Port C has LED → So output device

Port B, Port C → Switch → So input device

and it is Mode 0

Control word:

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	0	0	0	1	1

= 83H

Program :

PPIA EQU 8000H
 PPIB EQU 8001H
 PPIC EQU 8002H
 PPIC_C EQU 8003H

Defining Port Address

MOV AL, 83H
 OUT PPIC_C, AL

} control word → Control Register

IN AL, PPIB

OUT PPIA, AL


IN AL, PPIC

SHL AL, 04

OUT PPIC, AL

} As per Question.

Problem - 02: Write a program to read from switches and display the reading from port B to port A and port PC to PCU.



→ Here, Port Address:

A ₁₅	...	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	
0		0	1	0	0	1	0	0	0	0	→ 0090H → Port A
0		0	1	0	0	0	1	0	0	1	→ 0091H → " B
0		0	1	0	0	0	1	0	0	1	→ 0092H → " C
0		0	1	0	0	0	1	0	0	1	→ 0093H → control
0		0	1	0	0	0	1	0	0	1	Register

Control Word: D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀
 1 0 0 0 0 0 1 1 = 83H

Program:


```

PPIA EQU 0090H
PPIB EQU 0091H
PPIC EQU 0092H
PPIC.C EQU 0093H
MOV AL, 83H
OUT PPIC.C, AL
    
```

```

IN AL, PPIB
OUT PPIA, AL
IN AL, PPIC
SHL AL, 04
OUT PPIC, AL
    
```

Problem:



Write a program
to display
R → Y → G → B
LEDs.

PA: 1BH
PB = 1CH
PC = 1DH
CR = 1EH

Given, PA = 1BH ; PB = 1CH ; PC = 1DH ; CF = 1EH
PA, PB, PC → all one output connected

For Control Word, D7 D6 D5 D4 D3 D2 D1 D0 = 80H
1 0 0 0 0 0 0 0

Now, LEDs are connected in PB0 - PB3

For RED → PB7 - - - PB3 PB2 PB1 PB0
1 - - - 1 0 0 0 1
Yellow → 1 - - - 1 0 0 1 0
Green → 1 - - - 1 0 1 0 0
Blue → 1 - - - 1 1 0 0 0

Programm:

```
PPIA EQU 1BH
PPIB EQU 1CH
PPIC EQU 1DH
PPIC_C EQU 1EH
MOV AL, 80H
OUT PPIC_C, AL
L1: MOV AL, 11110001B
L2: OUT PPIB, AL
    DELAY
    SHL AL, 01
    TEST AL, 00010000B
    JNZ L1
    OR AL, 11110000B
    JMP L2
END
```


Alternative.

```
PPIA EQU 1BH
PPIB EQU 1CH
PPIC EQU 1DH
PPIC_C EQU 1EH
MOV AL, 80H
OUT PPIC_C, AL
MOV AL, 11110001B } R
OUT PPIB, AL
MOV AL, 11110010B } Y
OUT PPIB, AL
MOV AL, 11110100B } G
OUT PPIB, AL
MOV AL, 11111000B } B
OUT PPIB, AL
END
```


7 Segment Display

Two Types Connection :-

(i) Common Anode : +5V




(ii) Common Cathode :- 0V



- To Turn ON Common anode connection :- logic '0' will be given to Cathode (dp, g.. - a)
- To Turn ON Common cathode connection :- logic '1' will be given to Anode (dp, g.. - a)
- Decimal Pointer (dp) will always be set to = 0 (don't care)

Problem :



Question - 01: Write a program to display 0-9 digits using 7-segment display.

Question - 02: Write a program to display a specific digit 1/2/3

Question - 03: To display a specific alphabet A/B/C/D.

⇒ (1) Here, Port Address:-

A ₁₅	...	A ₈	A ₇	...	A ₂	A ₁	A ₀	
0	...	0	1	...	1	0	0 → 00FCH	→ PA
0	...	0	1	...	1	0	1 → 00FDH	→ PB
0	...	0	1	...	1	1	0 → 00FEH	→ PC
0	...	0	1	...	1	1	1 → 00FFH	→ CR
0	...	0	1	...	1	1		

Control Word

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀ : 80H
1 0 0 0 0 0 0 0

Program :- PPIA EQU 00FC H

PPIB EQU 00FD H

PPIC EQU 00FE H

PPIC_c EQU 00FFH

MOV AL, 80H

OUT PPIC_c, AL

L2: MOV SI, OFFSET DATA

L1: MOV AL, BYTE PTR DS:[SI]

CMP AL, 00H

JZ L2

OUT PPIA, AL

INC SI

JMP L1

[7 Segment in common Anode . So logic '0' to turn on a,b,...f]

9 f e d c b a

Data:-

```

DB 1100 0000 B
DB 1111 1001 B
DB 1010 0100 B
DB 1011 0000 B
DB 1001 1001 B
DB 1001 0010 B
DB 1000 0010 B
DB 1111 1000 B
DB 1000 0000 B
DB 1001 0000 B

```

sequence of
0-9

(ii) To display only 3

```

PPIA EQU 00FC H
PPIB EQU 00FD H
PPIC EQU 00FE H
PPIC.C EQU 00FFH

```

```


MOV AL, 80H
OUT PPIC.C, AL

```

```

MOV AL, 10110000 B
OUT PPIA, AL

```




(iii) To Display C in 7-Segment

PPIA EQU 00FC H

PPFB EQU 00FD H

PPIC EQU 00FE H

PPFC_c EQU 00FFH



MOV AL, 80H

OUT PPIC.C, AL

MOV AL, 1100 0110B

OUT PPIA, AL

Problem: Write an instruction to display the number '42'

at Common Cathode 7 Segment Display

PPIA EQU 00FC H

PPFB EQU 00FD H

PPIC EQU 00FE H

PPFC_c EQU 00FFH

MOV AL, 80H


OUT PPIC.C, AL

MOV AL, 0110 0110B


OUT PPIA, AL

MOV AL, 0101 1011B

OUT PPIA, AL




⇒ 0110 0110 B



⇒ 0101 1011 B

8255 PPI with DOT Matrix



Port C → Common Anode (RED, green) → Row

Port A → RED LED cathode
Port B → Green LED cathode } → Column

To turn on the LEDs. PC₇ = ... - - - PC₀ = 1

$$PB_7 \dots PB_0 = 0$$

$$PA_7 \dots PA_0 = 0$$

Problem: Write a Program to sequentially generate the 1st Row of DOT Matrix with RED LED.

Given, PA = 18H; PB = 1AH; PC = 1CH; CR = 1EH

⇒ Control Word, D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀ = 8DH

1	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---

Programm: PPIA EQU 18H
PPIB EQU 1AH
PPIC EQU 1CH
PPIC_c EQU 1EH

MOV AL, 80H
OUT PPIC_c, AL

MOV AL, FFH } Anode ON (Port C)
OUT PPIC, AL }

MOV AL, FFH } Green off (Port B)
OUT PPIB, AL }

L1: MOV AL, 1111110 B

L2: OUT PPIA, AL

SHL AL, 1

CMP AL, 00H

JZ L1

JMP L2

Problem: Program for generating one point (One LED in a row sequentially) at a time.

=> Program:

L1: MOV AL, 1111110 B

L2: OUT PPIA, AL

ROL AL, 1

CMP AL, 00H

JZ L1

JMP L2

Problem: Write a Program to turn Green LED from
 $0C \rightarrow 1C \rightarrow 7C$ | Given, PA=1CH, PB=1DH, PC=1EH; CR=1FH

\Rightarrow

PPIA EQU 1CH

Control word: 1000 0000 B

PPIB EQU 1DH

= 80H

PPIC EQU 1EH

$0C \rightarrow 1111110$ B

PPIC_C EQU 1FH

$1C \rightarrow 1111101$

MOV AL, 80H

:

OUT PPIC_C, AL

$07C \rightarrow 0111111$ B

Mov AL, FFH

OUT PPIC, AL

MOV AL, FFH

OUT PPIA, AL

L1: MOV AL, 1111110 B

L2: OUT PPIB, AL

CALL TIMER

STC

ROL AL, 1

JC L1

JMP L2

7(a) Fig. 7(a) illustrates a 8×8 dual color (Red and Green) dot matrix display. Using EQUATE (EQU) directive, write an assembly language program to illustrate the dots shown in Fig. 7(a) using green LED (solid dots). Assume that the port addresses of PA, PB and PC are 18H, 1AH, and 1CH respectively, where PC is connected to anode. 18




Fig. 7(a)

Given, PA = 18H, PB = 1AH, PC = 1CH, CR = 1EH
 Control word, D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀
 1 0 0 0 0 0 0 0 = 80H

Program to on green light in 5th Row:-

```

PPIA EQU 18H
PPIB EQU 1AH
PPIC EQU 1CH
PPICC EQU 1EH
MOV AL, 80H
OUT PPIC, AL
MOV AL, 1111111B
OUT PPIA, AL
MOV AL, 00010000B
OUT PPIC, AL
MOV AL, 00000000B
OUT PPIB, AL

```

Problem: Write a program to show generate 'A'
 using RED LED in the dot matrix.

→ Program:

```

PPIA EQU 18H
PPIB EQU 1AH
PPIC EQU 1CH
PPICC EQU 1EH

```

MOV AL, 80H
OUT PPIC, AL

MOV AL, FFH
OUT PPIB, AL

L1 : MOV SI, OFFSET Point
MOV AL, 1111110B ; Column Scanning

L2 : MOV AL, BYTE PTR DS:[SI]

OUT PPIC, AL

MOV AL, AH ; Row Scanning

OUT PPIA, AL

Call Timer

INC SI

JC L1

JMP L2

END

Point :

DB 0000 0000 B

DB 1111 1100 B

DB 0001 0010 B


DB 0001 0001 B

DB 0001 0001 B

DB 0001 0010 B

DB 1111 1100 B

DB 0000 0000 B



Problem: To illuminate green LED row wise

$4 \rightarrow 3 - 2 \rightarrow 1 \rightarrow 0$ [PA = 1CH, PB = 1D1H, PC = 1E1H,
CB = F1H, CW = 80H]

→

Code:

PPIA EQU 1CH

PPIB EQU 1DH

PPIC EQU 1EH

PPIC_C EQU 1FH

MOV AL, 80H

OUT PPIC_C, AL

MOV AL, FFH

OUT PPIA, AL

MOV AL, 00H

OUT PPIB, AL

L1 : MOV AL, 00010000B

L2: OUT PPIC, AL

DELAY

ROR AL, 1

CMP AL, 00000001B

JNE L1

JMP L2

END

Problem: To illuminate RED LED Column wise

$5 \rightarrow 4 \rightarrow 3 \rightarrow 2$ [PA = 1CH, PB = 1DH, PC = 1EH,
CR = 1FH, CW = 80H]

\Rightarrow

Code:

PPIA EQU 1CH

PPIB EQU 1DH

PPIC EQU 1EH

PPIC_C EQU 1FH

MOV AL, 80H

OUT PPIC_C, AL

MOV AL, FFH

OUT PPIB, AL

MOV AL, FFH

OUT PPIC, AL

L1: MOV AL, 11011111B

L2: OUT PPIA, AL

DELAY

BOR AL, 1

CMP AL, 11111101B

JNE L1

JMP L2


END

Mode-1 : Input Output with Handshake


- In this mode - handshake signal are exchanged between the MPU and Peripheral before data transfer
- Two Port (A and B) function as 8 bit I/O Port can be configured as Input and Output Port
- Each port uses three lines from port C as Handshake Signal. Other two ports can be considered as simple I/O operation.
- Input and output data are latched
- Interrupt logic is supported

Input Handshaking (Read Operation) in Mode 1

Mode 1, Port A



Mode 1, Port B




Status Word—Mode 1 Input


D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
I/O	I/O	IBF _A	INTE _A	INTR _A	INTE _B	IBF _B	INTR _B

Output Handshaking (Writing Operation) in Mode 1


Mode 1 Port A




Mode 1 Port B



Status Word



Control Word




PC_{6,7}

input = 1
output = 0

PC_{4,5}

input = 1
output = 0

Problem



Find, (i) Port Address, (ii) Control Word, (iii) BSR Word (iv) Status to enable INTE_A word. to check OFB_B

(i) Port Address :-

A ₁₅	...	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	
0	- - -	0	1	1	1	1	1	1	0	0	= 00FC H Port A
0	- - -	0	1	1	1	1	1	1	0	1	= 00FD H Port B
0	- - -	0	1	1	1	1	1	1	1	0	= 00FE H Port C
0	- - -	0	1	1	1	1	1	1	1	1	= 00FF H CF

(ii) Control Word :-

Set up Port A as input and Port B as output.


D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀
 1 0 1 1 0 1 0 0 = B4H
 (Port A IP) ↙ ↘ (Port B O/P)
 (PC_{4,7} don't care)

∴ Control Word = B4H

(iii) BSR Word To enable INTE_A (Port A)

→ To enable or generate INTE_A, flip flop must be set by 1. This can be done by using BSR mode to set PC₄

∴ BSR Word:



Program, MOV AL, 09H

OUT 00FF H, AL

(iv) Status Word to check $\overline{0FB_B}$

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀
x x x x x x $\overline{0FB_B}$ x = 02H

∴ Masking byte = 02H

Bit Set Reset Mode / BSR Mode

→ This mode concerned only with 8 bit of Port C

This Port can be set and Reset by writing appropriate control word in Control Register

→ C.W with $D_7 = 0$ recognize this mode.

→ Doesn't change previously transmitted C.W at $D_7 = 1$

So, I/O connection of Port A ; Port B is unaffected.

Control Word :


BSR Mode $\leftarrow 0$ D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀
Bit select. I/O Set = 1
Reset = 0

Bit Select:

$PC_0 \rightarrow 000$
 $PC_1 \rightarrow 001$
 $PC_2 \rightarrow 010$
 $PC_3 \rightarrow 011$

$PC_4 \rightarrow 100$
 $PC_5 \rightarrow 101$
 $PC_6 \rightarrow 110$
 $PC_7 \rightarrow 111$

Problem: Write BSR control word subroutine to set bits PC_7 and PC_3 and reset then after 10 ms.



Here, Port Addresses,

$A_{15} \dots A_8$	A_7	$A_6 \dots A_2$	A_1	A_0	=	$0080H \rightarrow PA$
0	1	0	0	0	=	$0081H \rightarrow PB$
0	1	0	0	1	=	$0082H \rightarrow PC$
0	1	0	1	0	=	$0083H \rightarrow PR$
0	1	0	1	1	=	

BSR Control Word

D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀

To Set PC_7 0 0 0 0 1 1 1 1 = 0F H

To Reset PC_7 0 0 0 0 1 1 1 0 = 0E H

To Set PC_3 0 0 0 0 0 1 1 1 = 07 H

To Reset PC_3 0 0 0 0 0 1 1 0 = 06 H

Program:

PPI A EQU 80H

PPI B EQU 81H

PPI C EQU 82H

PPIC.C EQU 83H

MOV AL, 0FH } set PC7

OUT PPIC.C, AL

MOV AL, 07H } set PC3

OUT PPIC.C, AL

DELAY } Timer of 10ms

MOV AL, 0EH } Reset PC7

OUT PPIC.C, AL

MOV AL, 06H } Reset PC3

OUT PPIC.C, AL

Programmable Interval Timer 8254

Why 8254 used with 8086 MP?

→ It is not possible for 8086 to generate highly accurate time delay's due to processing variation, interrupt handling and other factors.

→ Intel 8254 is introduced to handle time delay's more accurately and efficiently with some key.


features:-

- Accurate time delay
- Minimizing load on MP 8086 from handling time delay manually
- Can function as a real time clock, providing consistent timing for several application
- Can work as an event counter
- Can work as digital one shot (create a single output pulse)
- Generate square wave of different frequencies.
- Can also generate complex wave generation.


Difference between 8254 and 8253

8254	8253
(i) Can operate with comparatively higher clock frequency range (DC to 8MHz and 10MHz)	(i) Operate in comparatively lower clock frequency range (DC to 2MHz)
(ii) Includes a Status- Read- Back Command that can latch the count and status of the counter.	(ii) No Status- Read- Back command
(iii) Provide accurate result	(iii) Doesn't provide accurate result
(iv) A new version of P/T	(iv) Old version P/T

Block Diagram and Pin Internal Structure.




Block Diagram



→ 3 Counters (C_0, C_1, C_2) works in 6 Modes.

Control Word Format



S_{C1}	S_{C0}	
0	0	→ Counter 0
0	1	→ " 1
1	0	→ " 2
1	1	→ Read Back Command

RW_1	RW_0	
0	0	→ Counter Latch Command
0	1	→ Read/Write LSB
1	0	→ Read/Write MSB
1	1	→ Read/Write first LSB then MSB

MF Mode:

M ₂	M ₁	M ₀	
0	0	0	→ Mode 0
0	0	1	→ Mode 1
X	1	0	→ Mode 2
X	1	1	→ Mode 3
1	0	0	→ Mode 4
1	0	1	→ Mode 5


BCD

0 → Binary counter (16 bit)
 1 → Binary coded Decimal counter

Port Address (BCD)

A ₁	A ₀	
0	0	→ Counter 0
0	1	" 1
1	0	" 2
1	1	Control Register

Question : The 8254 as a Counter.



- Identify the Port Address for Control Registers and Counter -2?
- Write a program for counter-2 in Mode 0, count for $(50000)_10$ or Write a subroutine for counter-2 in Mode 0, counting $(50000)_10$

⇒ Port Address :

A ₁₅	...	A ₈	A ₇	A ₆	...	A ₂	A ₁	A ₀	
0	- - -	0	1	0	- - -	0	0	0	→ 80H → Counter 0
0	- - -	0	1	0	- - -	0	0	1	→ 81H → " 1
0	- - -	0	1	0	- - -	0	1	0	→ 82H → " 2
0	- - -	0	1	0	- - -	0	1	1	→ 83H → Control Register.

So, Counter 2 = 82H ; Control Register = 83H

(ii) Here, counter - 2 (1 0) in Mode 0 (0 0 0)

$$\text{Count } (50000)_10 = (\underbrace{\text{C}3:50}_{\text{MSB } \text{LSB}})_H \Rightarrow \text{Count both } \text{MSB } \text{LSB} \\ \text{So } (1 0)$$

Control Word,
D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀ [BCD not]
1 0 1 1 0 0 0 0 = B0H


Program:

MOV AL, B0H
MOV DX, 83H } CW → CR
OUT DX, AL

MOV AL, 50H } LSB OUT
MOV DX, 82H
OUT DX, AL

MOV AL, C3H } MSB OUT
MOV DX, 82H
OUT DX, AL

8254 Modes of operation




- Output remains low until counting is finished.
- Count ⇒ Start at the falling edge of clk signal
- Output becomes high when full count is finished.
- If one counting is progressed and another counting operation is given -

- first byte stops previous counting (N)
- from second byte new count starts.

Gate Signal Effects:

- Counting increases each cycle if gate = 1
- Counting is paused and current count is saved (latched) till Gate is high again.


2. Mode-1: One-shot Mode



- Gate works as a trigger
- Gate high → counting starts
- Another counting doesn't start or interrupt the current counting until Gate becomes high.

→ While counting output remains low

3. Mode - 3 :- Rate Generator / Divide by N counter.
(count repetitively)



→ Let's assume 3 Pulses are to be count

→ For 1st 3clk cycle, counting continues
During this time output is high.

→ After that for 1 clk cycle , O/P is low.


→ After that for 3 clk cycle output is high
and counting start again

→ Crate = 1 → Normal counting

Crate = 0 → No counting.

This happen
repetitively

4. Mode 3: Square wave Generator




→ For Even (b) Counting:

- for 1st 3 clk signal ($N/2$) O/P high = 1 }
→ for Next 3 clk " ($N/2$) O/P low = 0 } This repeats
→ Then next 3 clk " ($N/2$) O/P high = 1

→ For odd (7) Counting:

- for 1st 4 clk ($\frac{N+1}{2}$) O/P high = 1 } repeats
→ for Next 3 clk ($\frac{N-1}{2}$) O/P low = 1
→ Gate always high
→ for even, duty cycle 50% ; for odd, duty cycle $> 50\%$


5. Mode-4: Software Triggered Strobe (5 count)



- O/P remain set as soon as the mode is set.
→ When counted is loaded (here 5),
for first ($N-1$) (here, 5-1=4 clk cycle) the O/P will be high.
→ Then for next 1 cycle, O/P is low.
→ After this O/P will be high again.
→ The low pass we got (for 1 cycle) can be used as a strobe ('ready' signal type) for interfacing 8086 with peripherals

- GATE high \Rightarrow Normal count
- GATE low \Rightarrow counting is kept hold (latched).

6. Mode-5: Hardware triggered strobe




This mode generates a strobe in response to the rising edge at the trigger

- Mode is used to generate a delayed strobe in response to an externally generated signal
- Once mode is programmed and counter loaded, OUT goes HIGH
- Counter starts counting after the rising edge of the trigger (GATE)
- The OUTPUT goes LOW for one clock period, when the terminal count is reached
- Output will not go LOW until the counter content becomes zero after the rising edge of any trigger
- GATE is used as trigger input

To generate a pulse every 50 µs, from Counter 0, it should be initialized in Mode 2 (refer to Figure 15.27 for modes), and Gate 0 should be high.

Solution



⇒ Here, referring to mode-2 and counter-0.

Now, clock frequency, $f = 2 \text{ MHz} = 2 \times 10^6 \text{ Hz}$.

$$\therefore T = \frac{1}{f} = \frac{1}{2 \times 10^6} = 0.5 \mu\text{s}$$

$$\text{So, we have to count, } = \frac{50}{0.5} = (100)_10 = 64 \text{ bits}$$

As, 8 bit So, it is LSB. So, Read/Write operation for LSB.

∴ Control Word :) D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀
 0 0 0 1 x 1 0 0 = 14H

Hence, Port Address, Counter 0 = 80H
 Control Register = 83H [Same as Previous math]

Now, Program,

MOV AL, 14H

MOV DX, 83H

OUT DX, AL

MOV AL, 64H


MOV DX, 80H

OUT DX, AL

Example
15.4

Write instructions to generate a 1 kHz square wave from Counter 1 (refer to Figure 15.26). Assume the gate of Counter 1 is tied to +5 V through a 10 k resistor. Explain the significance of connecting the gate to +5 V.

Question : The 8254 as a Counter.



⇒ Here, Square wave of 1kHz in Counter 1 to be generated.
So, Mode-3 and counter - 1 used.

$$\text{Now, Clock, } T = \frac{1}{2 \times 10^6} = 0.5 \mu\text{s.}$$

$$\text{Squarewave, } T = \frac{1}{1 \times 10^{-3}} = 1 \text{ ms}$$

$$\therefore \text{We have to count, } \frac{1 \times 10^{-3}}{0.5 \times 10^{-6}} = (2000)_{10} \\ = (0 \ 7:00)_{11}$$

So, 16 bit, Both LSB and MSB.

Now, Control word,

$$\begin{array}{ccccccccc} D_7 & D_6 & D_5 & D_4 & D_3 & D_2 & D_1 & D_0 \\ 0 & 1 & 1 & 1 & x & 1 & 1 & 0 \end{array} = 76 \text{ H}$$

From Previous,

Port Address, Counter 1 : 81H

Control Register = 83H

Program:

```
MOV AL, 76H  
MOV DX, 83H  
OUT DX, AL  
  
MOV AL, D0H  
MOV DX, 81H  
OUT DX, AL  
  
MOV AL, 07H  
MOV DX, 81H  
OUT DX, AL
```

8254 Read Operation

There are three methods :-

(1) Simple Read operation:-

- Simply read the content of the counter select by A_1 and A_0
- Clock input of that counter must be turned off either using gate pulse or external logic.
otherwise the count may be in the process of changing when it is read, giving an undefined result.

(2) Counter Latch Command:

- S_{C0}, S_{C1} selects one of the three counters
- D_5, D_4 distinguish this command from a control word. $D_5, D_4 = 0\ 0$.

→ If a counter is latched, then sometimes later it is again latched before the count is read, the second counter latch command is ignored

→ The count read will be the count at the time the first counter latch command was issued

A₁,A₀ = 11; CS = 0; RD = 1; WR = 0

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
SC1	SC0	0	0	X	X	X	X

SC1,SC0—specify counter to be latched

SC1	SC0	Counter
0	0	0
0	1	1
1	0	2
1	1	Read-Back Command

D₅,D₄=00 designates Counter Latch Command

X—don't care

NOTE:

Don't care bits (X) should be 0 to insure compatibility with future Intel products.

Problem: Write an instruction to read from Counter 0 in Counter Latch Command.

⇒ Counter-0 = 80H . control register = 83H.

Control word - D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀ = 00H .
0 0 0 0 X X X 0

Program:

MOV AL, 00H
MOV DX, 83H
OUT DX, AL
MOV DX, 80H

read command. ← IN AL, DX

(3) Read- Back- Control Command:

- Used to Read several counter at a time.
- The counter is automatically unlatched during read while the other counter remain latched during they are read.

→ The read-back-control command is needed when it is necessary for the contents of more than one counter to be read at the same time.

→ Count :- logic 0, Select one of the counters to be latched.

→ Status :- logic 0, status must be latched to be read status by a counter and it is accessed by a read from the counter.

$A_0, A_1 = 11 \quad \overline{CS} = 0 \quad \overline{RD} = 1 \quad \overline{WR} = 0$

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	1	COUNT	STATUS	CNT 2	CNT 1	CNT 0	0

D₅: 0 = Latch count of selected counter(s)

D₄: 0 = Latch status of selected counters(s)

D₃: 1 = Select Counter 2

D₂: 1 = Select Counter 1

D₁: 1 = Select Counter 0

D₀: Reserved for future expansion; Must be 0

Status register:

- Shows the state of the output pin
- Check the counter is in null state (0) or not
- How the counter is programmed

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
Output	Null Count	RW1	RWO	M2	M1	M0	BCD

D₇ 1 = OUT Pin is 1
 0 = OUT Pin is 0

D₆ 1 = Null Count
 0 = Count available for reading

D₅-D₀ Counter programmed mode

Problem: Write a program to count the value of counter 0 and Read the latched status for counter 0
 → Here, Counter 0 : 80H, indicating read-back command
 control Register = 83H

Control Word,								D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	$= C2H$
1	1	0	0	0	0	0	1	0								
		$\frac{0}{J}$														↳ for counter 0

latch count latch status

Programm:

MOV AL, C2H }
MOV DX, 83H }

OUT DX, AL

MOV DX, 80H } Read
IN AL, DX latch status.

IN AL, DX } Reading LSB of Counter 0

MOV BH, AL

IN AL, DX } Reading MSB of Counter 1
MOV AH, AL

[I didn't note 8259]

[There might be writing mistakes. Do pardon that]