


## 8086 Microprocessor

### Pin diagram of 8086 Microprocessor:



### Pin Specifications of 8086 Microprocessor:

V<sub>CC</sub> → Power supply input, provides +5V signal for the microprocessor.

GND → Ground connection is the return for the Power Supply.

AD<sub>15</sub> - AD<sub>0</sub> → Address/Data bus line composed of the multiplexed address or data bus on the 8086.

# Address bus: A<sub>15</sub> - A<sub>0</sub> when ALE = 1.

# Data bus: D<sub>15</sub> - D<sub>0</sub> when ALE = 0.

$A_{19}/S_6 \dots A_{16}/S_3 \rightarrow$  The address/status bus bits are multiplexed.

# Provide Address signal:  $A_{19} - A_{16}$

# Also status bits:  $S_6 - S_3$ .

Status bit  $S_6 \rightarrow$  Always Zero.

Status bit  $S_5 \rightarrow$  Indicates the condition of IF flag bits.  
(Interrupt Flag)

Status bit  $S_4 - S_3 \rightarrow$  Shows which segment is accessed during the current bus cycle.

$S_4$	$S_3$	Function	
0	0	Extra Segment	ES
0	1	Stack Segment	SS
1	0	Code Segment	CS
1	1	Data Segment	DS

CLK  $\rightarrow$  The clock Pin provides timing source for microprocessor clock signal.

Must have a duty cycle 33%.

RESET  $\rightarrow$  Reset input causes the MP

to reset itself if the Pin is held high for a minimum four clocking period.

After RESET, instruction execution begins at FFFF0H and the IF Flag is cleared.

$MN/\overline{MX}$  → Selects the minimum or maximum mode operation.

$\overline{BHE}/S7$  → Bus high enable pin is used to enable the most significant data bits ( $D_{15}-D_8$ ) during Read or Write operation. State of S7 is always 1.

NMI → Non-maskable interrupt input is similar to INTR except that the NMI interrupt does not check if the IF Flag is 1 or 0.

If NMI is activated, this interrupt input gives interrupt Vector 2.

$\overline{TEST}$  → Sends microprocessor in WAIT state. During this time, data comes from co-microprocessor.

When  $\overline{TEST} = 0$ : Microprocessor Waits (WAIT instruction Works)

When  $\overline{TEST} = 1$ : WAIT instruction waits for  $\overline{TEST}$  to become a logic 0.

## Maximum Mode Pin:

In order to achieve maximum mode for use with external coprocessors;

$MN/MX$  must be connected to Ground.

That is:  $MN/MX = 0$ .

$\#S_2, \bar{S}_1, \bar{S}_0 \rightarrow$  Status bits indicate the function of current bus cycle.

$\bar{S}_2$	$\bar{S}_1$	$\bar{S}_0$	Function
0	0	0	Interrupt Acknowledgement
0	0	1	I/O Read
0	1	0	I/O Write
0	1	1	Halt
1	0	0	Opcode Fetch
1	0	1	Memory Read
1	1	0	Memory Write
1	1	1	Passive

## Minimum Mode Pin:

Minimum mode operation is obtained by connecting MN/MX Pin directly to +5V. It must not be connected through pull-up register.

INTA → Interrupt acknowledgement generated by the MP response to Interrupt which causes Interrupt Vector to be put on the data bus.

ALE → Address Latch Enable shows that the 8086 address / data bus ( $A_{15} - A_0$ ) contains address information

DEN → Data Bus Enable activates external data bus buffering.

READY → Ready Pin is related to TEST.

When TEST is activated, MP is not ready to do work.  $\rightarrow \text{READY} = 0$

When the function of TEST is finished, MP is ready to do work  $\rightarrow \text{READY} = 1$ .

When  $\overline{\text{TEST}} = 0 \Rightarrow \text{READY} = 0$  (MP enter WAIT state)

When  $\overline{\text{TEST}} = 1 \Rightarrow \text{READY} = 1$  (MP operates).

$\overline{RD}$  → When  $\overline{RD} = 0$ , the MP data bus is controlled by the memory or I/O device.

$\overline{WR}$  → When  $\overline{WR} = 0$ , the MP is outputting data to a Memory or, I/O device.

$DT/\overline{R}$  → The MP will transmit data when  $DT/\overline{R} = 1$  and the MP will receive data when  $DT/\overline{R} = 0$ .

$M/\overline{IO}$  → Selects Memory or, Input-output mode. This pin shows that microprocessor address bus contains either a memory address or, I/O

$HOLD$  → Hold input requests a direct memory access (DMA). point address.

If  $HOLD = 0$ : MP executes software.

If  $HOLD = 1$ : MP stops executing software.

$HLDA$  → Hold acknowledgement shows that Microprocessor has entered the HOLD state.

$SSO$  → This signal is combined with  $M/\overline{IO}$  and  $DT/\overline{R}$  to decode the function of the current bus cycle.

## Differences between 8086 and 8088 MP

- ⇒ A 16 bit data bus on the 8086, an 8-bit data bus on the 8088.
- ⇒ A  $\overline{BHE}/S_7$  pin is used in 8086, an  $\overline{SSO}$  pin is used on the 8088 MP instead of it.
- ⇒ 8086 MP has  $M/\overline{IO}$  pin whereas 8088 MP has  $IO/\overline{M}$  pin.

## Why $AD_{15} - AD_0$ Pins are Multiplexed

- (i.) To reduce the Pin number.
- (ii.) To reduce the cost.
- (iii.) To reduce the chip size.
- (iv.) To reduce the loading effect (To reduce propagation delay).

# Why Data buses are De-multiplexed or, why not leave the buses multiplexed?

- Memory and I/O require that the address remain valid and stable throughout a read or write cycle.
- If the buses are multiplexed, the change in address occurs at the memory and I/O, which causes them to read or write data in the wrong locations.

## Bus Cycle/Machine Cycle:

- It is the time required for one bus operation.
- The time is required for doing any particular task using bus is called bus cycle.

$$1 \text{ bus cycle} = 4 \text{ Clock Period} = 4T$$

$$= (4 \times 200) \text{ ms} = 800 \text{ ms.}$$

$$\therefore f = \frac{1}{T} = 5 \text{ MHz.}$$

clock frequency  
 $\frac{1}{200 \times 10^{-3}} = 5 \text{ MHz}$

### Problem:

For the following instruction, find out the value of control pin.  $\text{MOV AX, } [\text{BX}]$   
 $(\text{ALE}, \overline{\text{DEN}}, \overline{\text{RD}}, \overline{\text{WR}}, \overline{\text{M/IO}}, \overline{\text{DT/R}})$

Solution: This is a READ operation from memory.

$$\text{ALE} = 0$$

$\overline{\text{DEN}} = 0$  - because data comes from memory to register

$\overline{\text{RD}} = 0$  - because read operation

$$\overline{\text{WR}} = 1$$

$\overline{\text{M/IO}} = 1$  - because memory operation

$$\overline{\text{DT/R}} = 0$$

# During Read operation,  $\overline{\text{DEN}}$  enables external devices to supply data to them up.

**Problem**

For the following instruction, find out the value of control pins: <sup>Memory Map Interfacing</sup>

I/O Interfacing  $\leftarrow$  OUT DX, AX. orj MOV [DX], AX

Solution: This is a WRITE operation to the external I/O device. So-

$\overline{ALE} = 0 \longrightarrow$  For both READ and WRITE

$\overline{DEN} = 0$  operation,  $\overline{ALE} = 0$

$M/\overline{IO} = 0$  || For MOV operation,  $\overline{DEN} = 0$ ,  $M/\overline{IO} = 1$ .

$DT/\overline{R} = 1$

$\overline{WR} = 0 ; \overline{RD} = 1$ .

**Problem**

Find out the value of control pins for-

MOV [BX], AX.

Solution: This is also WRITE operation, but to the memory

Thus -

$\overline{ALE} = 0$

$\overline{DEN} = 0$

$\overline{RD} = 1$

$\overline{WR} = 0$

$M/\overline{IO} = 1$

$DT/\overline{R} = 1$ .

**Problem**

Find out the values of control pin for-  
IN AX, DX.

Solution: This is a READ operation from I/O device.  
So-

$$\overline{\text{ALE}} = 0$$

$$\overline{\text{DEN}} = 0$$

$$\overline{\text{DT/R}} = 0$$

$$\overline{\text{M/IO}} = 0$$

$$\overline{\text{RD}} = 0$$

$$\overline{\text{WR}} = 1.$$

# What will be the values of control pins  
for MOV CX, DX? [Data Movement Instruction]

⇒ In this case, the controls pins are unidentified because it is an internal register to register movement. (Neither Read nor

# What will be value of control pins after PUSH AX? <sup>Write operation</sup>

⇒ In this case, contents of AX copies to stack segment that is an internal register operation. So in this case, control pins cannot be identified.

## T State

One period of clock frequency. Usually,  
 $T = 200\text{ ms}$  for 8086 MP.

## Instruction Cycle:

The time microprocessor requires to fetch and execute an instruction is referred to as an instruction cycle.

An instruction cycle consists of one or more machine cycles/bus cycle.

## Bus Buffering and Latching:

→ Computer systems have three buses:

- Address
- Data
- Control

→ The ALE pin controls a set of latches.

→ All signals must be buffered.


~~Latches buffer for  $A_0 - A_{15}$ .~~

→ Control and  $A_{16} - A_{19} + \overline{\text{BHE}}$  are buffered separately.

→ Data bus buffering must be bi-directional.

## Bus Buffering and Latching Structure in 8086

- Latches buffer to  $A_{15} - A_0$ .
- BHE selects the higher order Memory Bank.




## 8284A Clock Generator

□ Basic function of clock generator:


- 1.) Clock generation.
- 2.) RESET Synchronization.
- 3.) READY synchronization.
- 4.) Peripheral clock signal.

□ Connection of the 8086 and the 8284A:



$F/\bar{C}$  → Frequency/Crystal. It selects input chooses for the clocking source for the 8284A.


## 8284A Clock Generator Circuit



## Clock generation Process:

- Crystal is connected to  $X_1$  and  $X_2$ .
- XTAL OSC generates a square wave signal at crystal's frequency which feeds:
  - An inverting buffer (output osc) which is used to drive the EFI input of other 828As.
  - 2-to-1 MUX
- F/C selects XTAL on EFI external input.
- The MUX drives a divide-by-3 counter which converts 15 MHz to 5 MHz clock signal.
- This drives:
  - The READY flip flop (READY synchronization).
  - A second divide-by-2 counter which generates a 2.5 MHz clk for peripheral components. (PCLK)
  - The RESET flop.
  - CLK which drives the 8086 CLK input.
- Here, when ASYNC = 0: Two-stage synchronization.  
when ASYNC = 1: One-stage synchronization.

## Writing BUS Cycle:



Timing Diagram for WRITE Operation

Instructions → OUT DX, AX → I/O  
 Instructions → MOV [DX], AX → Memory

### # During $T_1$ :

- During the first clock cycle  $T_1$ , the address of the memory or, I/O location is sent through the address bus and address/data bus connection.
- Control signals ALE, M/I<sub>O</sub> and DT/R latch the address on the address bus and set the direction of data transfer on data bus.

### # During $T_2$ :

- 8086 issues the WRITE signal.
- Data will be written on received by data bus.
- Memory or, input output device begin to perform WRITE.

### # During $T_3$ :


- Clocking period is provided to allow the memory time to access data.

### # During $T_4$ :

- D<sub>0-D<sub>15</sub></sub> data buses WRITE the data to the memory or I/O port address.
- All the buses are deactivated for the preparation.

of next bus cycle.

### Reading Bus Cycle:



### # During $T_1$ :

- During the first clock period, the address of the memory or input-output location is sent through the address bus and address/data bus.
- Control signal ALE, M/IO, DT/R latch the addresses on the address bus and set the data transfer direction on data bus.

### # During $T_2$ :

- Microprocessor takes time to setup the data to be read.
- This stage is defined as float stage.

### # During $T_3$ :

- 8086 issues the read signal.
- Microprocessor accepts the data to be read from memory or, I/O device.

### # During $T_4$ :

- All the signals are deactivated for the preparation of next bus cycle.


# Memory Map Interfacing

Subject:.....  
Date:..... Time:.....


# Simple Block diagram for  
memory unit:

# Chapter: 03

[Ramesh Gaonkar]



# Example: A  $2^{11} \times 8$  EPROM:




# We know that-

8086 Microprocessor has 20 bit address bus.

# But the  $2^{11} \times 8$  EPROM (Memory Device)

# So, the rest of the has 11 bit address bus.  
9-bit address line is provided through  
a 3-to-8 line decoder on a NAND gate.



# To generate more than one address by  $A_{11} \dots A_{19}$ , decoder is used.

**Problem** For the given memory device-

- Find the size of memory
- Starting address of memory
- Last address of memory.


i. The size of a memory

$$\text{device} = 2^n$$

where  $n$  = Number of Address points

Here,  $n = 11$ .

∴ The size of the memory device  $= 2^{11} = 2048$ .



### (ii) The starting address of the memory

$A_{19} A_{18} \dots A_{11} A_{10} A_9 A_8 A_7 A_6 A_5 A_4 A_3 A_2 A_1 A_0$   
1 1 ..... 1 0

These addresses come from NAND gate. So,  
they are fixed to 1 for getting  $\overline{CS} = 0$ .

= 1111 1111 1000 0000 0000

= FF800 H.

Starting address = FF800 H.

### (iii) The last address of the memory

$A_{19} \dots A_{11} A_{10} A_9 A_8 A_7 A_6 A_5 A_4 A_3 A_2 A_1 A_0$   
1 ..... 1

= FFFFF H.

# Alternative way:

The memory size  $= 2^{11} = 2048$ .

= 0800H

= 0000H + (07FFH)


Displacement  
on Range

(Starting Address + Displacement)

∴ Last address of memory = FF800H + 0FFFH

= FFFFFH.

Problem:



Find the initial and the final address of the 2nd memory.

Here,  $A_{11}$  and  $A_{12}$  are don't care since they are not present.

Size of the 2<sup>nd</sup> memory =  $2^{11} = 2048 = 0800H$

∴ 2nd Memory Size = 0000H + 0FFFH.

The input point A, B and C of the decoder functions as -

$A_{15}$	$A_{14}$	$A_{13}$	O/P
0	0	0	$D_0$
0	0	1	$D_1$
0	1	0	$D_2$

#For the 2nd Memory of the EPROM,  
only the output  $D_1$  is required.  
So, we need the combination:

$A_{15}$	$A_{14}$	$A_{13}$
0	0	1

$\therefore$  Initial Address of the 2nd Memory

$$\begin{aligned}
 & A_{19} \ A_{18} \ A_{17} \ A_{16} \ A_{15} \ A_{14} \ A_{13} \ A_{12} \ A_{11} \ A_{10} \dots \ A_0 \\
 = & \underbrace{1 \ 1 \ 1 \ 1}_{\text{Always } = 1} \ 0 \ 0 \ 1 \ \underbrace{0 \ 0 \ 0}_{\substack{\text{Assume} \\ \text{Don't care} = 0}} \ 0 \dots 0
 \end{aligned}$$

$$\begin{aligned}
 & = 1111 \ 0010 \ 0000 \ 0000 \ 0000 \\
 & = F2000H.
 \end{aligned}$$

∴ Final address of the 2nd Memory

$$A_{19} \ A_{18} \ A_{17} \ A_{16} \ A_{15} \ A_{14} \ A_{13} \ A_{12} \ A_{11} \ A_{10} \ A_9 \dots \ A_0 \\ = 1 \ 1 \ 1 \ 1 \ 0 \ 0 \ 1 \ 0 \ 0 \ 1 \ 1 \ \dots \ 1$$

$$= 1111 \ 0010 \ 0111 \ 1111 \ 1111$$

$$= F27FFH.$$


$$\therefore \text{Final address of 2nd Memory} = F2000H + 07FFH \\ = F27FFH.$$

Note that:

Total memory size of the EPROM

$$= 3 \times 2^{11}$$

Problem :



Question - 01: Find the initial and the final address of 2nd Memory.

Question - 02: Write an instruction to read 2-Byte data from EEPROM and write into DX register (from the initial address of 2nd memory 2000H)

Question - 03: What is the size of the memory?

① The initial memory address of the 2nd memory

$$\begin{array}{cccccccccc} A_{19} & A_{18} & A_{17} & A_{16} & A_{15} & A_{14} & A_{13} & A_{12} & A_{11} & \dots \dots \dots A_0 \\ = 1 & 1 & 1 & 1 & 0 & 0 & 1 & 0 & 0 & \dots \dots \dots 0 \end{array}$$

For D<sub>1</sub>

$$= 1111\ 0010\ 0000\ 0000\ 0000$$

$$= F2000 H.$$

The final address of the 2nd memory

$$\begin{array}{cccccccccc} A_{19} & A_{18} & A_{17} & A_{16} & A_{15} & A_{14} & A_{13} & A_{12} & A_{11} & \dots \dots \dots A_0 \\ = 1 & 1 & 1 & 1 & 0 & 0 & 1 & 1 & 1 & \dots \dots \dots 1 \end{array}$$

$$= 1111\ 0011\ 1111\ 1111\ 1111$$

$$= F3FFFH.$$

② For 2nd memory,

initial physical address = F2000 H

$$= F000 \times 10H + 2000 H.$$

Segment address = F000 H.  $\rightarrow$  DS

Offset address = 2000 H.  $\rightarrow$  BX

The program:

MOV AX, F000 H

MOV DS, AX

MOV BX, 2000 H || On: MOV SI, 2000 H

MOV DX, [BX]

MOV DX, [SI]

↑ 2 Byte data transferred to DX

#For 1-byte data transfer:

MOV DL, [BX]

on, MOV DH, [BX]

③

Size of 2nd memory =  $2^{13}$ .

Total memory size =  $3 \times 2^{13}$ .

### Bus Timing:

- Each bus cycle on the 8086 equals four system clock periods.  
(T<sub>states</sub>)
- Since the clock rate is 5 MHz, the transfer rate is = 1.25 MHz.

### Difference between Maskable and Non-Maskable Interrupt

Maskable Interrupts	Non maskable Interrupts
1.) Can be masked off or made pending.	1.) Cannot be masked off or made pending.
2.) They cannot disable any nonmaskable interrupt.	2.) They can disable any maskable interrupts.
3.) Lower priority than nonmaskable interrupts.	3.) Higher priority than maskable interrupt.
4.) May be vectored or non-vectored.	4.) All are vectored.
5.) Response time is high.	5.) Response time is low.

## Differences between Minimum and Maximum Mode:


Maximum Mode	Minimum Mode
1.) Multiple processor mode. Along with 8086, other processors like 8087, 8089 etc. are used.	1.) It is a uniprocessor mode. 8086 is the only processor in the system.
2.) Separate bus controller (8288) is used in the maximum mode.	2.) In this mode, no separate bus controller is required.
3.) ALE, <u>DEN</u> , DT/R, <u>INTA</u> are not directly available and are generated by bus controller 8288.	3.) ALE, <u>DEN</u> , DT/R and <u>INTA</u> signals are directly available.
4.) The speed of processing is higher.	4.) The processing speed is lower since more load on one microprocessor.
5.) The circuit is more complex but supports multiprocessing.	5.) The circuit is simpler but does not support multiprocessing.

Differentiate between Buffer and Latch:

Buffer	Latch
i.) Buffer is bidirectional. or unidirectional.	i.) Latch is unidirectional.
ii.) Used with data.	ii.) Used with address.
iii.) Sends data quickly to the microprocessor.	iii.) Latch keeps the stack until next clock comes.

**Problem:** From the following figure determine

- i.) Initial and final address of the 2nd section.
- ii.) Size of the Memory device.
- iii.) Write an instruction to load a final byte  
in DL and next 2 byte in DX.  
The starting address = F2010 H.
- iv.) For initial address from the circuit,  
record 1 byte data.



Solution: i) The initial address of 2nd section

$$\begin{array}{ccccccccc}
 & & & & & & \text{MSB} & \text{LSB} \\
 A_{19} & A_{18} & A_{17} & A_{16} & A_{15} & A_{14} & A_{13} & A_{12} & A_{11} \dots \dots \dots A_0 \\
 \downarrow & \downarrow \\
 = & 1 & 1 & 1 & 1 & 0 & 0 & 1 & 0 \dots \dots \dots 0
 \end{array}$$

$$= F2000 \text{ H.}$$

The final address of 2nd Section

$$\begin{array}{ccccccccc}
 & & & & & & A_0 \\
 A_{19} & A_{18} & A_{17} & A_{16} & A_{15} & A_{14} & A_{13} & A_{12} & A_{11} \dots \dots \dots A_0 \\
 \downarrow & \downarrow \\
 = & 1 & 1 & 1 & 1 & 0 & 0 & 1 & 1 \dots \dots \dots 1
 \end{array}$$

$$= F3FFF \text{ H.}$$

- ii) Since there are 13 address ports from A0 to A12.  
 $\therefore$  Size of the memory  $= 2^{13}$ .

III

The starting address = F2010H

$$= F000 \times 10H + 2010H$$

Segment address, DS = F000 H.

Offset address, SI = 2010 H.

Program:

MOV AX, F000H

MOV DS, AX

MOV SI, 2010H

MOV DL, [SI]

INC SI

MOV DX, [SI]

INC SI

INC SI

IV

The initial address = F2000 H

$$= F000H \times 10 + 2000H.$$

Segment address, DS = F000 H.

Offset address, BX = 2000 H.

Program:

MOV AX, F000H

MOV DS, AX

MOV BX, 2000H

MOV DL, [BX]


INC BX

Problem:

i. What are the addresses of Port A and Port B?

ii. Identify Port A and Port B as input or output Port.

iii. Write program regarding the decoder circuit.



①  $A_7 \ A_6 \ A_5 \ A_4 \ A_3 \ A_2 \ A_1 \ A_0$   
 1 0 0 0 0 1 0 1 = 85H.  
 Selects  $O_1$

Hence, outputs  $O_4$  and  $O_2$  of 2nd  $3 \times 8$  decoder depends upon  $O_1$ .

$\therefore$  Port addresses for both Port A and Port B is = 85H.

Hence,  $A_{19} \dots A_8 = 0$  (don't care).

②  $\overline{RD}$   $\overline{WR}$   $M/I/O$   
 Port A 1 0 0  $\Rightarrow$  Write operation into the I/O port.  
 (Output Port)  
 Port B 0 1 0  $\Rightarrow$  Read operation  
 (Input Port)

③  $\overline{IN} \rightarrow \overline{OUT}$   
 Port B  $\rightarrow$  Port A

$IN \ AL, 85H$ ; Input from Port B

$OUT \ 85H, AL$ ; Output in Port A.

# 8255 PPI Programmable Peripheral Interface

Subject:.....  
Date:..... Time:.....

## Parallel I/O device:

- Displays
- Keyboard
- Printers (Old Printers) etc.

## Serial I/O devices:

- Some printers
- Data communication.

8255 PPI

→ 24 I/O pins.

→ 8 bit parallel ports : A and B.

→ C Port : can be grouped as 4 bit CU (PC<sub>7</sub>-PC<sub>4</sub>) on C Upper and CL (PC<sub>3</sub>-PC<sub>0</sub>) on C Lower.

# Basically two modes :

BSR : Bit Set/Reset

I/O Mode : Input/Output mode

# BSR mode does Set/Reset in port C.

# I/O Mode is further divided into 3 modes:

- Mode 0 : Simple I/O
- Mode 1 : Handshake

- Mode 2 : Bidirectional

## Function of Pins

### # Data bus ( $D_0 - D_7$ ):

The 8-bit bidirectional data buses are connected to 8086 data bus for transferring data.

### # CS: (Chip Select)

This is active low signal. When it is low, then data is transferred from 8086.

### # RD: When it is low, read operation will be started.

### # WR: When it is low, write operation will be started.

### # Address ( $A_0 - A_1$ ):

This is used to select the port of 8255 PPI like this:

$A_1$	$A_0$	Select
0	0	Port A
0	1	Port B
1	0	Port C
1	1	Control Register


# RESET: This is used to reset the device.  
The RESET operation clears control registers.

$PA_0 - PA_7$   
 $PB_0 - PB_7$   
 $PC_0 - PC_7$


} 8-bit bidirectional data bus.

### Block Diagram of 8086 with 8255 PPI

Block diagram of 8255 PPI:




## Data Input Interfacing with Handshaking Signal (Read Operation)



- (1.) A peripheral strobes places a data byte in the input port and informs the PPI by sending a handshaking signal STB(Strobe)
- (2.) The device (PPI) informs the peripheral that its input is full - do not send the next byte until this one has been read. This message is sent to the peripheral by sending handshake signal IBF(Input Buffer full).
- (3.) The MPU keeps checking the status until a byte is available. Or, the interfacing device informs the MPU by sending an interrupt, that it has a byte to be read

(4.) The MPU reads the byte by sending control signal RD.


### Data Output Interfacing with Handshake Signals




- (1.) The MPU writes a byte into the output port of the programmable device by sending a control signal WR.
- (2.) The PPI informs the peripheral, by sending the handshake signal OBF (Output Buffer Full), that a byte is to be written.
- (3.) The peripheral acknowledges the byte by sending back the ACK (Acknowledgement) signal to the interfacing device.
- (4.) The PPI asks for the next byte through interrupt the MPU on the MPU finds out that the byte

has been acknowledged through the status check.

## Control Word of 8255 PPI



## Q Why PPI are used with 8086 microprocessor?



Since the 8086 microprocessor responses faster than the peripheral device, there is a chance of data overwriting. To solve this problem, we need to add a synchronizing device between the MP and the peripheral device which is called Programmable Peripheral Interface (PPI).


## Q What is handshaking signal?

→ The microprocessor and the peripherals operate at different speeds. Therefore, signals are exchanged before data transfer between the fast-responding MPU and slow-responding peripherals. These signals are called handshaking signals.

## □ Mode 0: Simple Input or Output

- In this mode, points A and B are used as two simple 8-bit I/O points and point C as two 4-bit points.
- Each point can be programmed to function as simply an input point or an output point.
- The input/output features in Mode 0 are as follows:
  - (1) Outputs are latched.
  - (2.) Inputs are not latched.
  - (3.) Points don't have handshake or interrupt capability.

**Problem - 01:**



Write a program to read from switches and display the reading from port B to port A and from port PCU to PCU.


Control Address :

	A <sub>15</sub>	A <sub>14</sub>	A <sub>13</sub>	.....	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	=	Address
Pont A → 1	0	0	0	.....	0	00	0	=	8000 H
Pont B → 1	0	0	0	.....	0	01	0	=	8001 H
Pont C → 1	0	0	0	.....	0	10	0	=	8002 H
Control Register → 1	0	0	0	.....	0	11	0	=	8003 H.

## Control Word:

D <sub>7</sub>	D <sub>6</sub> D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
↓ I/O Mode 1	Mode 0 (Simple I/O) 0 0	PA (O/P) 0	PCU (O/P) 0	↓ Mode 0 0	PB (I/P) 1	PCL (I/P) 1
= 83H.						

## Program:



MOV AL, 83H

MOV DX, 8003H

OUT DX, AL

IN AL, 8001H

OUT 8000H, AL

IN AL, 8002H

SHL AL, 04

OUT 8002H, AL

END


Pont B IN

Pont A OUT

Pont CL IN

Pont CU OUT

PCU



## Alternative Way

MOV AL, 83H

OUT 8003H, AL

IN AL, 8001H

OUT 8000H, AL

IN AL, 8002H

AND AL, OFH


MOV CL, 04H

ROL AL, CL

OUT 8002H, AL

**Problem-02:**


Write a program to read from switches  
and display the reading from port B to port A  
and port PCL to PCU.

**Control Address:**


$A_{15}$	.....	$A_8\ A_7\ A_6\ A_5\ A_4\ A_3\ A_2\ A_1\ A_0$
Pont A $\rightarrow 0$	.....	0 1 0 0 1 0 0 0 0 = 0090H
Pont B $\rightarrow 0$	.....	0 1 0 0 1 0 0 0 1 = 0091H
Pont C $\rightarrow 0$	.....	0 1 0 0 1 0 0 1 0 = 0092H
CR $\rightarrow 0$	.....	0 1 0 0 1 0 0 1 1 = 0093H

□ Control Word:

Group A



Group B



= 83H.

□ Program:

MOV AL, 83H  
MOV DX, 0093H  
OUT DX, AL

CR → CW

IN AL, 0091H  
OUT 0090H, AL


PB → PA

IN AL, 8002H  
SHL AL, 04  
OUT 8002H, AL

PCL → PCU

END

## Interfacing with LED



# All the 4 LEDs are in Common Cathode connection.

Write a program to turn ON the 4 LEDs in this sequential order.

$PB_0 - PB_3 \rightarrow$  LEDs are connected

$PB_4 - PB_7 \rightarrow$  Stepper Motor driver

All ports are (Common Anode)

set to 1 for turn-OFF =

LEDs

Solution:

### Control Address:

Address are given as:

$$PA = 19H$$

$$PB = 1BH$$

$$PC = 1DH$$


$$CR = 1FH$$

For Red: 0	0	0	1
For Green: 0	0	1	0
For Yellow: 0	1	0	0
For Orange: 1	0	0	0

Will be given in

the question

**Control Word:** Here, Port A & Port C are don't care, since they are not used.



∴ Control Word = 80H.

Program :

Variables

[PPIA]

[EQU]

19H

PPIB EQU 1BH

PPIC EQU 1DH

PPIC-C EQU 1FH

MOV AL, 80H

OUT PPIC-C, AL

Stepper LEDs

CR → CW

MOV AL, 11110001B

Red LED ON

OUT PPIB, AL

Stepper Motor OFF

MOV AL, 11110010B

Green LED ON

OUT PPIB, AL

MOV AL, 11110100B

Yellow LED ON

OUT PPIB, AL

MOV AL, 11111000B

Orange LED ON

OUT PPIB, AL

END

## Program for 4 LED Blinking:

# If the 4 LED blinking are to be done for infinite number of times:

PPIA EQU 19H  
PPIB EQU 1BH  
PPIC EQU 1DH  
PPIC-C EQU 1FH

XXX: MOV CX, 04H

MOV AL, 11110001B ; Starts from the

ABC: OUT PPIB, AL

SHL AL, 1 ; Shifted sequentially

OR AL, 11110000B writing other LEDs

DEC CX

↑ To keep the stepper

JNZ ABC

motor off after

CMP CX, 0000H

SHL (Shift Left)

JZ XXX

# To blink the 4 LED sequence for 10 times,

MOV DX, 10

• WHILE DX>0

XXX: MOV CX, 4

DEC DX

MOV AL, 1111 0001 B

ABC: OUT PPIB, AL

SHL AL, 1

OR AL, 11110000 B

DEC CX

JNZ ABC

CMP CX, 0000 H


JE XXX

• ENDW


## 7-Segment Display

# Two Types connection:

i. Common Anode:



ii. Common Cathode:



To turn ON in common anode connection:


Logic 0 will be given into cathode (dp,g,...,a)

To turn ON in common cathode connection:

Logic 1 will be given into anode

# Decimal Pointer (dp) will always be set to = 0 (don't care)

**Problem :**



Question - 01: Write a program to display 0-9 digits using 7-segment display.

Question - 02: Write a program to display a specific digit 1/2/3 .....

Question - 03: To display a specific alphabet

① Ans.: A/B/C/D.

Control Address:

Here, A<sub>15</sub>, A<sub>14</sub>, ..... A<sub>8</sub> are don't care on 0.

$\therefore$  Control Addresses : To keep  $\overline{CS} = 0$

$A_{15} \dots A_8 A_7 \dots A_2 A_1 A_0$

Point A  $\rightarrow 0 \dots 0, 1 \dots 1 0 0 = 00 \text{FCH}$

Point B  $\rightarrow 0 \dots 0 1 \dots 1 0 1 = 00 \text{FDH}$

Point C  $\rightarrow 0 \dots 0 1 \dots 1 1 0 = 00 \text{FEH}$

CR  $\rightarrow 0 \dots 0 1 \dots 1 1 1 = 00 \text{FFH}$

$\square$  Control Word:

$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$
$\downarrow$							
1	0	0	0	0	0	0	0
I/O Mode	Group A	PontA	PtU	PontB	PontB	PCL	
			PtU	PontB	PontB	don't care	
			O/P	don't care	Mode0	don't care	
				care			

$= 80 \text{H}$


$\square$  If we have to show any data sequentially, then we must keep the data sequentially to a memory map/memory segment.

After that, we will take the data one by one by increasing the offset address of the memory segment.

Program:

MOV AL, 80H  
OUT 00FFH, AL

CR → CW



L2: MOV SI, OFFSET DATA; → Copy offset address of label DATA to the

L1: MOV AL, BYTE PTR DS:[SI] SI register

CMP AL, 00H ; AL = 00H

JZ L2 ; will jump to Label L2 if Z=1

or, AL = 00H = 00H

OUT FCH, AL

INC SI ; SI = SI + 1

JMP L1 ; Jump to L1 for showing next Byte

DS PTR : SI

DATA: DB C0H

0→	C0	1000H
1→	F9	1001H
2→	A4	1002H
3→	B0	1003H
4→	99	1004H
5→	92	1005H
6→	82	1006H
7→	F8	1007H
8→	80	1008H
9→	90	1009H
	(00) Blank	100AH

Define Byte

For this case, AL

is CMP with 00H

→ (00) Blank

■ The Program can also be written as:

MOV AL, 80H

OUT 00FFH, AL

L2: MOV SI, OFFSET DATA

L1: MOV AL, BYTE PTR DS:[SI]

CMP AL, 00H

JZ L2

OUT 00FCH, AL

INC SI

JMP L1

DATA: DB 11000000B

DB 11111001B

DB 10100100B

DB 10110000B

DB 10011001B


DB 10010010B

DB 10000010B

DB 11111000B

DB 10000000B

DB 10010000B



Sequence for  
0-9 Digits

Q2 Ans.: To display digit 3 only in 7-segment

PPIA EQU 00FCH

PPIB EQU 00FDH

PPIC EQU 00FEH

PPIC\_C EQU 0OFFH



MOV AL, 80H

OUT PPIC\_C, AL

MOV AL, B0H


OUT PPIA, AL

END



The Data is = 1011 0000B

Q3 Ans.: To Display C in 7-segment, = B0H



Program:

```
MOV AL, 80H ] CR → CW
OUT 00FFH, AL ]
```

```
MOV AL, C6H ] To display C
OUT 00FCH, AL ]
```

END

LED/7-segment Interfacing with 8086

Question 6(c.)

Question' 15

Find the following:-

i. Port Address:

For 3-to-8 line decoder-

<u>A<sub>0</sub> A<sub>3</sub> A<sub>2</sub></u>	<u>Output</u>
1 0 0	Y <sub>4</sub> → For 7-Segment 1
0 1 1	Y <sub>3</sub> → For 7-Segment 2

#To keep E<sub>1</sub>=1: A<sub>7</sub> A<sub>6</sub> A<sub>5</sub> A<sub>4</sub>  
0 1 1 0

#To keep E<sub>2</sub>=1: A<sub>1</sub>=0

### Port Address of 7-Segment 1:



$A_{19} \dots A_8 A_7 A_6 A_5 A_4 A_3 A_2 A_1 A_0$   
 0 ..... 0 0 1 1 0 0 0 0 1  
 $= 00061H.$  Segment Address = 0000H  
 Offset Address = 0061H.

### Port Address of 7-Segment 2:

$A_{19} \dots A_8 A_7 A_6 A_5 A_4 A_3 A_2 A_1 A_0$   
 0 ..... 0 0 1 1 0 1 1 0 0  
 $= 0006CH.$  Segment Address = 0000H  
 Offset Address = 006CH.

- (ii) Write instructions to display the number "42" and "86" at common-cathode 7-segment LED port.

#### Displaying "42" in the 7-segment:



dp g f e d c b a  
Data = 01011011B

# Both 7-segment are Common Cathode

Program to show "42":

```
{ MOV AX, 0000H  
MOV DS, 0000H  
MOV AL, 01100110 B
```

```
MOV BX, 0061H  
OUT BX, AL
```

To display  
"4"


Not necessary { MOV AX, 0000H  
MOV DS, AX

```
MOV AL, 01011011 B  
MOV BX, 006CH  
OUT BX, AL
```


To display  
"2"

Displaying "86" in 7-Segment:

8 in 7-Segment 1



6 in 7-segment 2



= 0 1 1 1 1 0 1 B  
= 8FH.

dp g f e b a

= 0 1 1 1 1 0 1 B

= 8DH.

Program:

```
MOV AL, 7FH  
MOV DX, 0061H  
OUT DX, AL
```

To display "8" in  
7-segment 1

```
MOV AL, 7DH  
MOV DX, 006CH  
OUT DX, AL
```

To display "6" in  
7-segment 2

Problem : 2 (c.)

Question 13 - 14

① Port Address:

# Port Address of 7-Segment 1: (Common Anode)

$A_{19} \dots \dots \dots$	$A_8 \ A_7 \ A_6 \ A_5 \ A_4 \ A_3 \ A_2 \ A_1 \ A_0$
0 \ \dots \dots \dots	0 1 1 1 1 1 0 1 1

= 000FBH.


# Port Address of 7-Segment 2: (Common Cathode)

$A_{19} \dots \dots \dots$	$A_8 \ A_7 \ A_6 \ A_5 \ A_4 \ A_3 \ A_2 \ A_1 \ A_0$
0 \ \dots \dots \dots	0 1 1 1 1 1 1 1 0


= 000FEH.

ii. Write instructions to display the number "75" at the 7-segment LED port.

Displaying "7" at 7-segment 1 (C.A.):



Displaying "5" at 7-segment 2 (C.C.):



Program :

MOV AL, F8H

MOV DX, 00FBH

OUT DX, AL

To display "7"

MOV AL, 6DH


MOV DX, 00FEH

OUT DX, AL

To display "5"

## 8255 PPI Interfacing with DOT Matrix

## DOT Matrix Internal Structure:



PonA → PA<sub>7</sub> PA<sub>6</sub> PA<sub>5</sub> PA<sub>4</sub> PA<sub>3</sub> PA<sub>2</sub> PA<sub>1</sub> PA<sub>0</sub> : RED LED

Pont-B  $\rightarrow$  PB<sub>7</sub> PB<sub>6</sub> PB<sub>5</sub> PB<sub>4</sub> PB<sub>3</sub> PB<sub>2</sub> PB<sub>1</sub> PB<sub>0</sub> : Green

# Port B → Green LED Cathode  
# Port A → Red LED Cathode } Port C Both LEDs Anode. LED

■ In the row, all the LED is connected in common anode.

■ In the column, LED is connected in common-cathode.

Considering Common-Anode Configuration:

# To turn ON all the LEDs,

$$\left. \begin{array}{l} PA_7 \text{ --- } PA_0 = 0 \\ PB_7 \text{ --- } PB_0 = 0 \end{array} \right\} \text{According to requirement}$$

# To turn ON both Red and Green LEDs,

$$PC_7 \text{ --- } PC_0 = 1$$


**Question:** Write a program to sequentially generate the 1st row of DOT Matrix with Red LED.

Given, Port Address:

$$PA \rightarrow 18H \quad PB \rightarrow 1AH$$

$$PC \rightarrow 1AH \quad CR \rightarrow 1EH$$

## # Control Word:



$$= 80 \text{ H.}$$

### Program:

PPIA EQU 18H

PPIB EQU 1AH

PPIC EQU 1CH

PPIC-C EQU 1EH

MOV AL, 80H  
OUT PPIC-C, AL } Step-01: CW is set to CR

MOV AL, FFH  
OUT PPIC, AL } Step-02: Anode ON

MOV AL, FFH  
OUT PPIB, AL } Step-03: Port B OFF, Green LED OFF

L1: MOV AL, 11111110B

L2: OUT PPIA, AL  
SHL AL, 1

CMP AL, 00H

JZ L1

JMP L2

Program for generating one point (one LED in a now) sequentially at a time

L1: MOV AL, 11111110B

L2: OUT PPIA, AL

ROL AL, 1

CMP AL, 00H

JZ L1

JMP L2

Output of this program:

0 0 0 0 0 0 0 1

0 0 0 0 0 1 0 0

..... 1 0 0 0 0 0 0

..... 0 1 0 0 0 0 0 0

..... 0 0 1 0 0 0 0 0

..... 0 0 0 1 0 0 0 0

..... 0 0 0 0 1 0 0 0

..... 0 0 0 0 0 1 0 0

**Problem:**

Write a program to show generate 'A' using RED LED in the dot matrix.

PPIA EQU 18H

PPIB EQU 1AH

PPIC EQU 1CH

PPIC-C EQU 1EH

Row-wise

Rightmost  $\rightarrow$  LSB

Leftmost  $\rightarrow$  MSB

MOV AL, 80H

OUT PPIC-C, AL

MOV AL, FFH

OUT PPIB, AL

To turn OFF Green LED

L1: MOV SI, OFFSET POINT

MOV AH, 11111110B ; Column Scanning

L2: MOV AL, BYTE PTR DS:[SI]

OUT PPIC, AL

MOV AL, AH ; Row Scanning

OUT PPIA, AL ; Moving data to Port A

CALL TIMER ; for delay

INC SI

ROL AH

$\leftarrow$  Jump if carry

JMP L1

END

POINT:

DB 0000 0000 B

DB 1111 1100 B

DB 0001 0010 B


DB 0001 0001 B

DB 0001 0001 B

DB 0001 0010 B

DB 1111 1100 B

DB 0000 0000 B



## Mode 1: Input or Output with Handshake


→ In this mode, handshake signals are exchanged between the MPU and peripheral before data transfer.

The features of this mode:


- Two ports (A and B) function as 8-bit I/O ports. They can be configured as either input or output ports.
- Each port uses three lines from port C as handshake signals. The remaining two lines of port C can be used for simple I/O operations.
- # Input and Output data are latched.
- # Interrupt logic is supported.

## Input Handshaking (Read Operation) in Mode 1:


Mode1 Point A



Mode1 Point B




#Timing Diagram:




## Output Handshaking (For Write Operation) in Mode1


Mode1 Point A




Mode1 Point B




# Timing Diagram:



## Control and Status Word




### Problem



① Find the port addresses by analyzing the decode logic?

	$A_{15}$	$A_8$	$A_7$	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$	
Pont A $\rightarrow 0$				0	1		1	0	0	0	= 00FCH
Pont B $\rightarrow 0$				0	1		1	0	1	0	= 00FDH
Pont C $\rightarrow 0$				0	1		1	1	1	0	= 00FEH
CR $\rightarrow 0$				0	1		1	1	1	1	= 00FFH

② Set up Port A as input and port B as output in Mode 1. Determine the Control Word?




③ Determine the BSR word to enable INTE<sub>A</sub> (port A).

→ To enable or generate the signal INTE<sub>A</sub>, flip-flop INTE<sub>A</sub> must be set by 1. This can be done by using the BSR mode to set PC<sub>4</sub> = 1. [For Data IN → PC<sub>4</sub> must be set (JBF)]

[For Data OUT → PC<sub>6</sub> must be set (ACK)]

The BSR word is:



Program:

MOV AL, 09H


OUT 00FFH, AL

## Bit Set Reset (BSR) Mode

- The BSR mode is concerned only with the eight bits of port C. These 8-bits of port C can be set or reset by writing an appropriate control word in the control register.
- A control word with bit  $D_7 = 0$  is recognized as a BSR control word.
- It does not change any previously transmitted control word with bit  $D_7 = 1$ .
- Thus, the I/O operations of ports A and B are not affected by a BSR control word.

In the BSR word, individual bits of port C can be used for application such as a ON/OFF switch.

## BSR Control Word:



### #Bit Select:

Bit 0 = 000

Bit 1 = 001

Bit 2 = 010

Bit 3 = 011

Bit 4 = 100


Bit 5 = 101

Bit 6 = 110

Bit 7 = 111

**Problem:**

Write BSR control word subroutine  
to set bits  $PC_7$  and  $PC_3$  and reset



**Solution:**

# Port Addresses:

$A_{15} \dots A_8$	$A_7$	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1 A_0$	
Point A $\rightarrow 0 \dots 0$	1	0	0	0	0	0	00	$= 0080H$
0 $\dots 0$	1	0	0	0	1	0	01	$= 0081H$
0 $\dots 0$	1	0	0	0	0	0	10	$= 0082H$
0 $\dots 0$	1	0	0	0	0	0	11	$= 0083H$

# BSR Control Words:

	$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$
To set bit $PC_7 =$	0	0	0	0	1	1	1	1
$= 0FH$								
To reset bit $PC_7 =$	0	0	0	0	1	1	1	0
$= 0EH$								
To set bit $PC_3 =$	0	0	0	0	0	1	1	1
$= 0XH$								
To reset bit $PC_3 =$	0	0	0	0	0	1	1	0
$= 06H$								

Program:

```
MOV AL, 0FH  
OUT 0083H, AL  
MOV AL, 07H  
OUT 0083H, AL
```

To set the ports:  $PC_7$  and  $PC_3$   
 $PC_3 = PC_7 = 1$

CALL DELAY → Delay for 10 ms

```
MOV AL, 0EH  
OUT 0083H, AL  
MOV AL, 06H  
OUT 0083H, AL
```

To reset the ports:  $PC_7$  and  $PC_3$   
 $PC_3 = PC_7 = 0$

# Note:

- (1) The BSR control word is always in control register not in Port C.
- (2) A BSR control word affects only one bit in port C.
- (3) The BSR control word does not affect the I/O mode.

## The 8254 Programmable Interval Timer (8254 PIT)

Subject:.....  
Date:..... Time:.....

# Why 8254 is used with 8086 microprocessor?

→ It is not possible to generate accurate time delays using Delay Routines in 8086.

The 8254 PIT provides:

- Accurate time delays
- Minimizes load on MP
- Real time clock
- Even Counter
- Digital one shot
- Square wave generator
- Complex Wave generator

■ Differences between 8254 and 8253:


8254	8253
1.) Can operate with higher clock frequency range. (DC to 8 MHz and 10MHz)	1.) Can be operated with comparatively lower frequency range (DC to 2MHz).
2.) Includes a Status Read Back command that can latch the count and status of the counter.	2.) No Status-Read Back Command.
3.) Provides accurate result.	3.) Doesn't provide accurate result.
4.) It is a new version PIT.	4.) Old version PIT.

#Question: What is the advantages of high frequency range?

- Increase information range, bandwidth range.
- Increase counting range.

### Block Diagram of 8254 PIT


# Includes the following:

(1.) Three counters (0, 1 and 2) 

(2.) Data bus buffer.

(3.) Read/Write Control Logic

(4.) Control register



## Control Word Format

SC1 SC0

0	0	Counter 0
0	1	Counter 1
1	0	Counter 2
1	1	Read-Back Command

SC - Select Counter

# M-Mode:

M2	M1	M0	Mode
0	0	0	Mode 0
0	0	1	Mode 1
X	1	0	Mode 2
X	1	1	Mode 3
1	0	0	Mode 4
1	0	1	Mode 5

D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub>

# BCD Mode:

SC1	SC0	RW1	RW0	M2	M1	M0	BCD/Binary
-----	-----	-----	-----	----	----	----	------------

0	Binary Counter -16 bits
1	BCD -4 decades

# RW on Read-Write:

RW1	RW0	Mode
0	0	Counter Latch Command (see Read Operation)
0	1	Read/Write LSB byte only
1	0	Read/Write MSB byte only
1	1	Read/Write LSB byte first then MSB byte

→ 16-bit can  
not be processed  
at a time,  
8-bit +  
8-bit

## Modes of Operation

Mode-0: Interrupt on terminal count.

Mode-1: Programmable monoshot. (Monstable)

Mode-2: Rate Generator.

Mode-03: Square wave generator.

Mode-4: Software Triggered Strobe.  
(Call-function)


Mode-05: Hardware-Triggered Strobe.

- This is faster than Software Triggered
- Used to add additional devices

## Control Word Format

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
S <sub>C1</sub>	S <sub>C0</sub>	R <sub>W1</sub>	R <sub>W0</sub>	M <sub>2</sub>	M <sub>1</sub>	M <sub>0</sub>	BCD

**Question :** The 8254 as a Counter.



(1) Identify the port address of the control register and counter 2.

Solution: The port addresses are:


$A_7$	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$	
1	0	0	0	0	0	0	0	= 80H $\rightarrow$ Counter 0
1	0	0	0	0	0	0	1	= 81H $\rightarrow$ Counter 1
1	0	0	0	0	0	1	0	= 82H $\rightarrow$ Counter 2
1	0	0	0	0	0	1	1	= 83H $\rightarrow$ Control Register

Control Register = 83H

Counter 2 = 82H.

(2) Write a program for counter-2 in Mode 0, count for  $(50000)_{10}$ .  
 Or, Write a subroutine for counter-2 in Mode 0, counting  $(50000)_{10}$ .

# Control Word:



The value  $= (50000)_{10} = 1100\ 0011\ 0101\ 0000$   
 MSB LSB  
 $= C350H$ .

Program:

MOV AL, BOH } CW → CR  
 OUT 83H, AL }

MOV AL, 50H } LSB Out → Counter 2  
 OUT 82H, AL }


MOV AL, C3H } MSB Out → Counter 2  
 OUT 82H, AL }

**Example : 15.4**

1 kHz Square Wave generates  
at Counter-1 from the previous figure.

# Write a program to generate 1 kHz square wave  
from Counter-1.

→ The Control Word :



The control addresses :

Counter-1 = 81H.

Control Register = 83H.

# Note that: If there is no count value given,  
it should be calculated manually.

→ We know that -

The clock freq. of 8254 is between  
0 - 8 MHz.

Let, the clock frequency is = 2 MHz.

$$\therefore T = \frac{1}{f} = \frac{1}{2 \times 10^6} = 0.5 \mu\text{s.}$$

The square wave's frequency,

$$f = 1 \text{ kHz.}$$

$$T_{\text{square}} = \frac{1}{1 \times 10^3} = 1 \text{ ms.}$$

$$\therefore \text{Required no. of counts} = \frac{T_{\text{square}}}{T}$$

$$= \frac{1 \times 10^{-3}}{0.5 \times 10^{-6}}$$

$$= 2000.$$

$$= 0 \times \text{DO H}$$

~~~~~  
MSB    LSB

Program:

MOV AL, 76H }  
OUT 83H, AL } CR → EW

MOV AL, DOH }

OUT 81H, AL }

MOV AL, 07H }

OUT 81H, AL }

LSB OUT

MSB OUT