

Bilkent University CS 224 - Section 1 - Preliminary Design Report - Lab 5

Mehmet Akif Şahin - 22203673

15 April 2024

Part B - Potential Hazards

- 1. Compute use data hazard : can be solved using forwarding
- 2. Load use data hazard : can be solved using forwarding and stalling depending on case
- 3. Branch control hazard : can be solved using early branch detection with branch prediction and stalling depending on case

Part C - Hazand Unit Signals

```
StallF = StallD = FlushE = lwstall \mid branchstall
lwstall = MemToRegE \& ( rtE == rsD \mid rtE == rtD )
branchstall = branchD \& RegWriteE \& (WriteRegE == rsD \mid WriteRegE == rtD)
 branchD \& MemToRegM \& (WriteRegM == rsD \mid WriteRegM == rtD)
ForwardAD = RegWriteM \& (rsD != 0 \& rsD == WriteRegM)
ForwardBD = RegWriteM \& (rtD! = 0 \& rtD == WriteRegM)
IF \ rsE != 0 \& rsE == WriteRegM \& RegWriteM
THEN ForwardAE = 10
ELSE\ IF\ rsE\ !=0\ \&\ rsE==WriteRegW\ \&\ RegWriteW
THEN \ ForwardAE = 01
ELSE
THEN ForwardAE = 00
IF \ rtE != 0 \& rtE == WriteRegM \& RegWriteM
THEN \ ForwardBE = 10
ELSE\ IF\ rtE\ !=0\ \&\ rtE==WriteRegW\ \&\ RegWriteW
THEN \ ForwardBE = 01
ELSE
THEN ForwardBE = 00
```

Part D - Code

```
module PipeFtoD(input logic[31:0] instr, PcPlus4F,
                      input logic EN, clk, clear, reset,
2
                      output logic[31:0] instrD, PcPlus4D);
3
4
                      always_ff @(posedge clk or posedge reset)
5
                          if (reset | clear)
                               begin
                               instrD <= 0;</pre>
8
                               PcPlus4D <= 0;</pre>
9
                               end
10
11
                          else
                               if (EN)
12
                               begin
13
                               instrD <= instr;</pre>
14
                               PcPlus4D <= PcPlus4F;</pre>
15
                               end
16
17
   endmodule
18
19
   module PipeWtoF(input logic[31:0] PC,
20
                      input logic EN, clk, reset,
                                                        // StallF will be connected as this
21
                     output logic[31:0] PCF);
22
23
                      always_ff @(posedge clk, posedge reset) begin
```

```
if (reset) begin
25
                                PCF <= 0;
26
                           end else if (EN) begin
27
                                PCF <= PC;</pre>
                           end
29
                      end
30
   endmodule
31
32
   module PipeDtoE(input logic clk, clear, reset, // connect clear to FlushE
33
                      input logic RegWriteD, MemtoRegD, MemWriteD,
34
                      input logic [2:0] ALUControlD,
35
                      input logic ALUSrcD, RegDstD,
36
                      input logic [31:0] Read1D, Read2D,
37
                      input logic [4:0] RsD, RtD, RdD,
38
                      input logic [31:0] SignImmD,
39
                      output logic RegWriteE, MemtoRegE, MemWriteE,
40
41
                      output logic [2:0] ALUControlE,
                      output logic ALUSrcE, RegDstE,
42
                      output logic [31:0] Read1E, Read2E,
43
                      output logic [4:0] RsE, RtE, RdE,
44
                      output logic [31:0] SignImmE
45
                      );
46
47
                      always_ff @(posedge clk or posedge reset)
48
49
                      begin
                           if ( reset )
50
                           begin
51
                                RegWriteE <= 0;</pre>
52
                                MemtoRegE <= 0;</pre>
53
                                MemWriteE <= 0;</pre>
54
                                ALUControlE <= 0;
                                ALUSrcE <= 0;
56
                                RegDstE <= 0;</pre>
57
                                Read1E <= 0;
58
                                Read2E \leq 0;
59
                                RsE <= 0;
60
                                RtE \leq 0;
61
                                RdE <= 0;
62
                                SignImmE <= 0;
63
                           end
64
                           else
65
                           begin
66
                                if ( clear )
67
                                begin
                                    RegWriteE <= 0;</pre>
69
                                    MemtoRegE <= 0;</pre>
70
                                    MemWriteE <= 0;</pre>
71
                                    ALUControlE <= 0;
72
                                    ALUSrcE <= 0;
73
                                    RegDstE <= 0;</pre>
                                    Read1E \leq 0;
75
                                    Read2E \leftarrow 0;
76
                                    RsE <= 0;
77
                                    RtE <= 0;
78
                                    RdE <= 0;
79
                                    SignImmE <= 0;
                                end
                                else
82
                                begin
83
                                    RegWriteE <= RegWriteD;</pre>
84
                                    MemtoRegE <= MemtoRegD;</pre>
85
                                    MemWriteE <= MemWriteD;</pre>
86
```

```
ALUControlE <= ALUControlD;
87
                                      ALUSrcE <= ALUSrcD;
88
                                      RegDstE <= RegDstD;</pre>
89
                                      Read1E <= Read1D;</pre>
                                      Read2E <= Read2D;</pre>
91
                                      RsE <= RsD;</pre>
92
                                      RtE <= RtD;</pre>
93
                                      RdE <= RdD;
94
                                      SignImmE <= SignImmD;</pre>
95
                                 end
97
                            end
                       end
98
99
    endmodule
100
101
    module PipeEtoM(input logic clk, reset,
102
                       input logic RegWriteE, MemtoRegE, MemWriteE,
                       input logic [31:0] ALUOutE, WriteDataE,
104
                       input logic [4:0] WriteRegE,
105
                       output logic RegWriteM, MemtoRegM, MemWriteM,
106
                       output logic [31:0] ALUOutM, WriteDataM,
107
                       output logic [4:0] WriteRegM
108
                       always_ff @(posedge clk or posedge reset)
111
                       begin
112
                            if ( reset )
113
                            begin
114
                                 RegWriteM <= 0;</pre>
115
                                 MemtoRegM <= 0;</pre>
                                 MemWriteM <= 0;</pre>
                                 ALUOutM <= 0;
118
                                 WriteDataM <= 0;</pre>
119
                                 WriteRegM <= 0;
120
                            end
121
                            else
122
                            begin
                                 RegWriteM <= RegWriteE;</pre>
124
                                 MemtoRegM <= MemtoRegE;</pre>
125
                                 MemWriteM <= MemWriteE;</pre>
126
                                 ALUOutM <= ALUOutE;
127
                                 WriteDataM <= WriteDataE;</pre>
128
                                 WriteRegM <= WriteRegE;</pre>
129
                            end
                       end
131
    endmodule
132
133
    module PipeMtoW(input logic clk, reset,
134
                       input logic RegWriteM, MemtoRegM,
135
                       input logic [31:0] ReadDataM, ALUOutM,
                       input logic [4:0] WriteRegM,
137
                       output logic RegWriteW, MemtoRegW,
138
                       output logic [31:0] ReadDataW, ALUOutW,
139
                       output logic [4:0] WriteRegW
140
                       );
141
142
                       always_ff @(posedge clk or posedge reset)
                       begin
144
                            if (reset)
145
                            begin
146
                                 RegWriteW <= 0;
147
                                 MemtoRegW <= 0;</pre>
148
```

```
ReadDataW <= 0;
149
                              ALUOutW <= 0;
150
                              WriteRegW <= 0;
151
                          end
                          else
153
                          begin
154
                              RegWriteW <= RegWriteM;</pre>
155
                              MemtoRegW <= MemtoRegM;</pre>
156
                              ReadDataW <= ReadDataM;</pre>
157
                              ALUOutW <= ALUOutM;
                              WriteRegW <= WriteRegM;</pre>
159
                          end
160
                     end
161
162
    endmodule
163
164
    module datapath (input logic clk, reset,
                     input logic RegWriteD, MemtoRegD, MemWriteD,
166
                            logic[2:0] ALUControlD,
167
                     input logic ALUSrcD, RegDstD, BranchD, jump,
168
                     input logic stallF, stallD, ForwardAD, ForwardBD, FlushE,
169
                     input logic [1:0] ForwardAE, ForwardBE,
170
                     output logic [4:0] RsD, RtD, RsE, RtE,
                     output logic [4:0] WriteRegE, WriteRegM, WriteRegW,
173
                     output logic [5:0] opcode, func,
174
                     output logic RegWriteW, RegWriteM, RegWriteE, MemtoRegE, MemtoRegM,
175
176
                     output logic MemWriteE,
177
                     output logic[31:0] ALUOutE, WriteDataE, pc, PC_prime,
                     output logic [4:0] writereg
                     );
180
181
        logic EqualD, MemWriteM, ftodclear;
182
        logic PcSrcD, MemtoRegW;
183
        logic [31:0] PC, PCF, instrF, instrD, PcSrcA, PcSrcB, PcPlus4F, PcPlus4D,
            EqualD1, EqualD2;
        logic [31:0] PcBranchD, ALUOutW, ReadDataW, ResultW, RD1, RD2;
185
        logic [4:0] RdD;
186
187
        logic [31:0] PCbranch, SignImmD, SignImmShifted, SrcAE, SrcBE, SrcBEwImm,
188
            ALUOutM, WriteDataM, ReadDataM;
189
        logic [2:0] ALUControlE;
190
        logic ALUSrcE, RegDstE;
191
        logic [31:0] Read1E, Read2E;
192
        logic [4:0] RdE;
193
        logic [31:0] SignImmE;
194
195
        mux2 #(32) result_mux(ALUOutW, ReadDataW, MemtoRegW, ResultW);
        PipeWtoF pWtoF(PC, ~stallF, clk, reset, PCF);
                                                                                       11
198
            Writeback stage pipe
199
        assign pc = PCF;
200
        assign PC_prime = PC;
201
        assign PcPlus4F = PCF + 4;
                                                                              // Here PCF is
203
            from fetch stage
        mux2 #(32) pc_mux(PcPlus4F, PcBranchD, PcSrcD, PCbranch);
                                                                                     // Here
204
            PcBranchD is from decode stage
```

```
mux2 #(32) jump_mux(PCbranch, { PcPlus4D[31:28], instrD[25:0], 2'b00}, jump, PC
205
           );
        // Note that normally whole PCF should be driven to
206
        // instruction memory. However for our instruction
207
        // memory this is not necessary
208
        imem im1(PCF[7:2], instrF);
                                                                             // Instantiated
209
             instruction memory
210
        assign ftodclear = PcSrcD | jump;
211
212
        PipeFtoD pFtoD(instrF, PcPlus4F, "stallD, clk, ftodclear, reset, instrD,
213
            PcPlus4D);
                         // Fetch stage pipe
214
        regfile rf(clk, RegWriteW, instrD[25:21], instrD[20:16],
215
                     WriteRegW, ResultW, RD1, RD2);
216
                                      // Add the rest.
217
        signext immsignext (instrD[15:0], SignImmD);
218
219
        sl2 shiftimm (SignImmD, SignImmShifted);
        adder branchadder (SignImmShifted, PcPlus4D, PcBranchD);
220
221
        mux2 #(32) RD1mux (RD1, ALUOutM, ForwardAD, EqualD1);
222
        mux2 #(32) RD2mux (RD2, ALUOutM, ForwardBD, EqualD2);
        assign EqualD = EqualD1 == EqualD2;
        assign PcSrcD = BranchD && EqualD;
225
226
        assign opcode = instrD[31:26];
227
        assign func = instrD[5:0];
228
229
        assign RsD = instrD[25:21];
230
        assign RtD = instrD[20:16];
231
        assign RdD = instrD[15:11];
232
233
        PipeDtoE pipedtoe (clk, FlushE, reset,
234
                     RegWriteD, MemtoRegD, MemWriteD,
235
                     ALUControlD,
                     ALUSrcD, RegDstD,
                     RD1, RD2,
238
                     RsD, RtD, RdD,
239
                     SignImmD,
240
                     RegWriteE, MemtoRegE, MemWriteE,
241
                     ALUControlE,
242
                     ALUSrcE, RegDstE,
243
                     Read1E, Read2E,
245
                     RsE, RtE, RdE,
                     SignImmE
246
                     );
247
248
        assign writereg = RtE;
249
        mux2 #(5) writeregEmux (RtE, RdE, RegDstE, WriteRegE);
251
252
        mux4 #(32) SrcAEmux (Read1E, ResultW, ALUOutM, O, ForwardAE, SrcAE);
253
        mux4 #(32) SrcBEmux (Read2E, ResultW, ALUOutM, 0, ForwardBE, SrcBE);
254
255
        mux2 #(32) immmux (SrcBE, SignImmE, ALUSrcE, SrcBEwImm);
256
257
        alu alu (SrcAE, SrcBEwImm,
258
                    ALUControlE,
259
                    ALUOutE);
260
261
        assign WriteDataE = SrcBE;
262
```

```
263
        PipeEtoM pipeetom (clk, reset,
264
                                      RegWriteE, MemtoRegE, MemWriteE,
265
                                      ALUOutE, WriteDataE,
                                      WriteRegE,
267
                                      RegWriteM, MemtoRegM, MemWriteM,
268
                                      ALUOutM, WriteDataM,
269
                                      WriteRegM
270
271
                                     );
        dmem dmem (clk, MemWriteM,
273
                  ALUOutM, WriteDataM,
274
                  ReadDataM);
275
276
        PipeMtoW pipemtow (clk, reset,
277
278
                     RegWriteM, MemtoRegM,
                     ReadDataM, ALUOutM,
279
                     WriteRegM,
280
                     RegWriteW, MemtoRegW,
281
                     ReadDataW, ALUOutW,
282
                     WriteRegW
283
                     );
284
    endmodule
287
    // paramaterized 2-to-1 MUX
288
    module mux4 #(parameter WIDTH = 8)
289
                  (input logic[WIDTH-1:0] d0, d1, d2, d3,
290
                   input logic[1:0] s,
291
                   output logic[WIDTH-1:0] y);
292
       assign y = s[1] ? (s[0] ? d3 : d2) : (s[0] ? d1 : d0);
294
    endmodule
295
296
297
    module HazardUnit(
                     input logic branchD,
                     input logic [4:0] WriteRegW, WriteRegM, WriteRegE,
300
                     input logic RegWriteW, RegWriteM, RegWriteE, MemtoRegE, MemtoRegM,
301
                     input logic [4:0] rsE,rtE,
302
                     input logic [4:0] rsD,rtD,
303
304
                     output logic ForwardAD, ForwardBD,
                     output logic [2:0] ForwardAE, ForwardBE,
305
                     output logic FlushE, StallD, StallF, lwstall, branchstall
307
        );
308
309
        // logic lwstall, branchstall;
310
311
        always_comb begin
            lwstall = MemtoRegE & ( rtE == rsD | rtE == rtD );
313
            branchstall = (branchD & RegWriteE & ( WriteRegE == rsD | WriteRegE == rtD
314
                ))
315
                            (branchD & MemtoRegM & ( WriteRegM == rsD | WriteRegM == rtD
316
                               ));
            StallF = lwstall | branchstall;
317
            StallD = lwstall | branchstall;
318
            FlushE = lwstall | branchstall;
319
            ForwardAD = RegWriteM & ( rsD != 0 & rsD == WriteRegM );
320
            ForwardBD = RegWriteM & ( rtD != 0 & rtD == WriteRegM );
321
322
```

```
if ( rsE != 0 & rsE == WriteRegM & RegWriteM ) begin
323
                 ForwardAE = 2'b10;
324
325
            end
            else if ( rsE != 0 & rsE == WriteRegW & RegWriteW ) begin
                 ForwardAE = 2'b01;
327
328
            else begin
329
                 ForwardAE = 2'b00;
330
331
            end
332
            if ( rtE != 0 & rtE == WriteRegM & RegWriteM ) begin
333
                 ForwardBE = 2'b10;
334
335
            else if ( rtE != 0 & rtE == WriteRegW & RegWriteW ) begin
336
                 ForwardBE = 2'b01;
337
338
            else begin
                 ForwardBE = 2'b00;
340
341
        end
342
    endmodule
343
344
    module mips (input logic
                                        clk, reset,
346
                  output logic [31:0] writedata, dataaddr,
347
                  output logic
                                        memwrite, regwrite,
348
                  output logic [31:0] pc, PC_prime,
349
                  output logic lwstall, branchstall, branch,
350
                  output logic [4:0] writereg, rsD, rtD, regdst
351
352
                  );
354
        logic
                      memtoreg, pcsrc, zero, alusrc, regWriteD, jump;
355
        logic [2:0]
                      alucontrol;
356
        logic [5:0] op, funct;
357
        logic stallF, stallD, ForwardAD, ForwardBD, FlushE, RegWriteW, RegWriteM,
359
            MemtoRegE, MemtoRegM, MemWriteD;
        logic [1:0] ForwardAE, ForwardBE;
360
361
        logic [4:0] rsE, rtE, WriteRegE, WriteRegM, WriteRegW;
362
363
        datapath dp (clk, reset,
364
                     regWriteD, memtoreg, MemWriteD,
                     alucontrol,
366
                     alusrc, regdst, branch, jump,
367
                     stallF, stallD, ForwardAD, ForwardBD, FlushE,
368
                     ForwardAE, ForwardBE,
369
370
                     rsD, rtD, rsE, rtE,
                     WriteRegE, WriteRegM, WriteRegW,
372
                     op, funct,
373
                     RegWriteW, RegWriteM, regwrite, MemtoRegE, MemtoRegM,
374
375
                     memwrite,
376
                     dataaddr, writedata,
377
                     pc, PC_prime, writereg
                     );
379
380
        controller cont (op, funct,
381
382
                       memtoreg, MemWriteD,
383
```

```
alusrc,
384
                      regdst, regWriteD,
385
386
                      jump,
                      alucontrol,
387
                      branch);
388
389
       HazardUnit hu (
390
                    branch.
391
                    WriteRegW, WriteRegM, WriteRegE,
392
                    RegWriteW, RegWriteM, regwrite, MemtoRegE, MemtoRegM,
393
                    rsE, rtE,
394
                    rsD, rtD,
395
                    ForwardAD, ForwardBD,
396
                    ForwardAE, ForwardBE,
397
                    FlushE, stallD, stallF,
398
399
                    lwstall, branchstall
       );
401
402
   endmodule
403
404
405
   // External instruction memory used by MIPS single-cycle
   // processor. It models instruction memory as a stored-program
   // ROM, with address as input, and instruction as output
408
   // Modify it to test your own programs.
409
410
   module imem (input logic [5:0] addr, output logic [31:0] instr);
411
412
   // imem is modeled as a lookup table, a stored-program byte-addressable ROM
413
       always_comb
          case ({addr,2'b00})
                                        // word-aligned fetch
415
   11
416
       ******************
   11
417
   11
       Here, you can paste your own test cases that you prepared for the part 1-g.
418
   11
       Below is a program from the single-cycle lab.
419
   11
       420
   //
421
   11
422
           address
                        instruction
            -----
                        -----
   //
423
            8'h00: instr = 32'h20080001;
424
           8'h04: instr = 32'h20090002;
425
            8'h08: instr = 32'h0109502a;
426
            8'h0c: instr = 32'h1140ffff;
427
            8'h10: instr = 32'h0128502a;
428
            8'h14: instr = 32'h11400001;
429
            8'h18: instr = 32'h200a0008;
430
            8'h1c: instr = 32'h08000000;
431
            default: instr = {32{1'bx}}; // unknown address
432
           endcase
433
   endmodule
434
435
436
437
       Below are the modules that you shouldn't need to modify at all..
438
439
   module controller(input logic[5:0] op, funct,
441
                      output logic
                                       memtoreg, memwrite,
442
                      output logic
                                       alusrc.
443
                      output logic
                                       regdst, regwrite,
444
                      output logic
445
                                        jump,
```

```
output logic[2:0] alucontrol,
446
                       output logic branch);
447
448
       logic [1:0] aluop;
449
450
       maindec md (op, memtoreg, memwrite, branch, alusrc, regdst, regwrite,
451
             jump, aluop);
452
453
       aludec ad (funct, aluop, alucontrol);
454
456
    endmodule
457
    // External data memory used by MIPS single-cycle processor
458
459
    module dmem (input
                         logic
460
                                        clk, we,
461
                  input
                         logic[31:0]
                                        a, wd,
462
                  output logic[31:0]
                                       rd);
463
       logic [31:0] RAM[63:0];
464
465
       assign rd = RAM[a[31:2]];
                                      // word-aligned read (for lw)
466
467
       always_ff @(posedge clk)
         if (we)
469
           RAM[a[31:2]] \le wd;
                                      // word-aligned write (for sw)
470
471
    endmodule
472
473
    module maindec (input logic[5:0] op,
474
                       output logic memtoreg, memwrite, branch,
475
                       output logic alusrc, regdst, regwrite, jump,
                       output logic[1:0] aluop );
477
       logic [8:0] controls;
478
479
       assign {regwrite, regdst, alusrc, branch, memwrite,
480
481
                     memtoreg, aluop, jump} = controls;
482
      always_comb
483
        case (op)
484
          6'b000000: controls <= 9'b110000100; // R-type
485
          6'b100011: controls <= 9'b101001000; // LW
486
          6'b101011: controls <= 9'b001010000; // SW
487
          6'b000100: controls <= 9'b000100010; // BEQ
488
          6'b001000: controls <= 9'b101000000; // ADDI
489
          6'b000010: controls <= 9'b000000001; // J
490
                      controls <= 9'bxxxxxxxxx; // illegal op</pre>
491
        endcase
492
    endmodule
493
494
    module aludec (input
                              logic [5:0] funct,
                    input
                              logic[1:0] aluop,
496
                              logic[2:0] alucontrol);
                    output
497
      always_comb
498
        case(aluop)
499
          2'b00: alucontrol = 3'b010; // add (for lw/sw/addi)
500
          2'b01: alucontrol = 3'b110; // sub
                                                     (for beq)
501
          default: case(funct)
                                           // R-TYPE instructions
              6'b100000: alucontrol
                                       = 3'b010; // ADD
503
                                       = 3'b110; // SUB
              6'b100010: alucontrol
504
              6'b100100: alucontrol
                                       = 3'b000; // AND
505
              6'b100101: alucontrol
                                       = 3'b001; // OR
506
              6'b101010: alucontrol = 3'b111; // SLT
507
```

```
default:
                          alucontrol = 3'bxxx; // ???
508
            endcase
500
510
        endcase
    endmodule
511
512
513
    module regfile (input
                               logic clk, we3,
                               logic[4:0] ra1, ra2, wa3,
                     input
514
                               logic[31:0] wd3,
                     input
515
                              logic[31:0] rd1, rd2);
                     output
516
517
      logic [31:0] rf [31:0];
518
519
      // three ported register file: read two ports combinationally
520
      // write third port on rising edge of clock. RegisterO hardwired to O.
521
522
      always_ff @(negedge clk)
523
         if (we3)
524
             rf [wa3] <= wd3;
525
526
      assign rd1 = (ra1 != 0) ? rf [ra1] : 0;
527
      assign rd2 = (ra2 != 0) ? rf[ ra2] : 0;
528
529
    endmodule
    532
533
                output logic [31:0] result,
534
                output logic zero);
535
536
        always_comb
537
            case(alucont)
538
                3'b010: result = a + b;
539
                 3'b110: result = a - b;
540
                 3'b000: result = a & b;
541
                3'b001: result = a | b;
542
                 3'b111: result = (a < b) ? 1 : 0;
543
                 default: result = {32{1'bx}};
            endcase
545
546
        assign zero = (result == 0) ? 1'b1 : 1'b0;
547
548
    endmodule
549
    module adder (input logic[31:0] a, b,
                   output logic[31:0] y);
552
553
         assign y = a + b;
554
    endmodule
555
556
    module sl2 (input logic[31:0] a,
                 output logic[31:0] y);
558
559
         assign y = \{a[29:0], 2'b00\}; // shifts left by 2
560
    endmodule
561
562
    module signext (input logic[15:0] a,
563
                     output logic[31:0] y);
564
565
      assign y = \{\{16\{a[15]\}\}, a\}; // sign-extends 16-bit a
566
    endmodule
567
568
   // parameterized register
569
```

```
module flopr #(parameter WIDTH = 8)
570
                   (input logic clk, reset,
571
                input logic[WIDTH-1:0] d,
572
                    output logic[WIDTH-1:0] q);
574
      always_ff@(posedge clk, posedge reset)
575
        if (reset) q <= 0;</pre>
576
                    q <= d;
        else
577
    endmodule
578
580
    // paramaterized 2-to-1 MUX
581
    module mux2 #(parameter WIDTH = 8)
582
                  (input logic[WIDTH-1:0] d0, d1,
583
                   input logic s,
584
                   output logic[WIDTH-1:0] y);
585
       assign y = s ? d1 : d0;
587
    endmodule
```

my_cpu.sv

Part E - Hazard Tests

```
// no hazard
   addi $s0, $zero, 1
 3 addi $s1, $zero, 2
  addi $s2, $zero, 3
   addi $s3, $zero, 4
   sw $s0, 0(\$zero)
   and $t0, $s0, $s1
 8 add $t1, $s1, $s2
 9 slt $t2, $s2, $s3
10 sub $t3, $s3, $s0
11 lw $t4, 0($zero)
12
13 // compute use hazard
14 addi $t0, $zero, 9
15 sw $t0, 0($zero)
16 or $t1, $0, $t0
17 and $t2, $0, $t0
18 lw $t3, 0($t2)
19 addi $t4, $zero, $t3
20
   // load use
21
22 addi $t0, $zero, 7
23 addi $t1, $zero 9
lw $t0, 0($zero)
lw $t1, 4($zero)
and $t2, $t1, $t0
28 // branch hazard
29 addi $t0, $zero, 1
30 addi $t1, $zero, 2
31 slt $t2, $t0, $t1
_{32} beq $t2, $zero, -1
33 slt $t2, $t1, $t0
34 beq $t2, $zero, 1
35 addi $t2, $zero, 8
   j 0
36
```

 $test_codes.asm$