

# CS 224 - Lab 4 - Section 1 - Preliminary Report

Mehmet Akif Şahin - 22203673

18 March 2024

## Part B

0x20020005	addi \$v0 \$zero 0x0005
0x2003000c	addi \$v1 \$zero 0x000c
0x2067fff7	addi \$a3 \$v1 0xffff7
0x00e22025	or \$a0 \$a3 \$v0
0x00642824	and \$a1 \$v1 \$a0
0x00a42820	add \$a1 \$a1 \$a0
0x10a7000a	beq \$a1 \$a3 0x000A
0x0064202a	slt \$a0 \$v1 \$a0
0x10800001	beq \$a0 \$zero 0x0001
0x20050000	addi \$a1 \$zero 0x0000
0x00e2202a	slt \$a0 \$a3 \$v0
0x00853820	add \$a3 \$a0 \$a1
0x00e23822	sub \$a3 \$a3 \$v0
0xac670044	sw \$a3 0x0044 (\$v1)
0x8c020050	lw \$v0 0x0050 (\$zero)
0x08000011	j 0x0000011
0x20020001	addi \$v0 \$zero 0x0001
0xac020054	sw \$v0 0x0054 (\$zero)
0x08000012	j 0x0000012

## Part C

**bcon** (Branch if consecutive): This I-type instruction branches to the target address only if the rt register has the value of a consecutive address value held in rs. Otherwise, branch is not taken.

Usage: bcon rs, rt, label. Example: bcon \$a1, \$a0, loopStart (when \$a1 is 8 and \$a0 is 12, branch is taken).

```
1 RTL
2     IM[PC]
3     IF ( RF[rs] + 4 - RF[rt] == 0 ) PC <- PC + 4 + 2 * signExtendedImmediate
4     ELSE PC <- PC + 4
```

**neg** (Negate): This R-type instruction negates the right register's value and puts it into the left register.

Usage: neg rd, rs (rt and shamt are zero in this instruction). Example: neg \$a0, \$a1 (when \$a1 is 9, \$a0 will be -9).

```
1 RTL
2     IM[PC]
3     RF[rd] <- (-1) * RF[rs]
4     PC <- PC + 4
```

## Part D




Figure 1: extended mips cpu schema

## Part E

ALUOp	Funct	ALUControl
00	X	010 (add)
X1	X	110 (subtract)
1X	100000 (add)	010 (add)
1X	100010 (sub)	110 (subtract)
1X	100100 (and)	000 (and)
1X	100101 (or)	001 (or)
1X	101010 (slt)	111 (set less than)
1X	100001 (neg)	011 (negate)

Figure 2: New Alu Decoder Truth Table

Ins.	Opcode	Reg Write	RegDst	ALUSrc	Branch	Mem Write	Memto Reg	ALUOp	Jump	RSPlus4
R-type	000000	1	1	0	0	0	0	10	0	0
lw	100011	1	0	1	0	0	1	00	0	0
sw	101011	0	X	1	0	1	X	00	0	0
beq	000100	0	X	0	1	0	X	01	0	0
addi	001000	1	0	1	0	0	0	00	0	0
j	000010	0	X	X	X	0	X	XX	1	X
bcon	000101	0	X	0	1	0	X	01	0	1

Figure 3: New Main Decoder Truth Table

## Part F

```
1      .text
2
3      # add, sub, and, or, slt, lw, sw, beq,
4      # bcon, neg
5
6      addi $t0, $0, 5
7      addi $t1, $0, 9
8      sw $t0, 0($0)
9      sw $t1, 4($0)
10
11     lw $s0, 0($0)
12     lw $s1, 4($0)
13
14     add $s3, $s0, $s1
15     sub $s4, $s0, $s1
16     and $s5, $s0, $s1
17     or $s6, $s0, $s1
18     slt $s7, $s0, $s1
19
20     sub $t0, $s0, $s0
21     beq $t0, $0, 1
22     beq $0, $0, -2
23
24     bcon $s0, $s1, 1
25     beq $0, $0, -2
26
27     neg $s0, $s0
28
29     j 0x11
```

partftest.asm

## Part G

### Modules Requiring Changes

1. mips module
2. controller module
3. maindec module
4. aludec module
5. datapath module

#### mips

```
1 module mips (input logic      clk, reset,
2               output logic[31:0] pc,
3               input logic[31:0] instr,
4               output logic      memwrite,
5               output logic[31:0] aluout, writedata,
6               input logic[31:0] readdata);
7
8 logic      memtoreg, pcsrc, zero, alusrc, regdst, regwrite, jump, rsplus4;
9 logic [2:0] alucontrol;
10
11 controller c (instr[31:26], instr[5:0], zero, memtoreg, memwrite, pcsrc,
12               alusrc, regdst, regwrite, jump, rsplus4, alucontrol);
13
14 datapath dp (clk, reset, memtoreg, pcsrc, alusrc, regdst, regwrite, jump, rsplus4
15             ,
```

```

15         alucontrol, zero, pc, instr, aluout, writedata, readdata)
16         ;
17     endmodule

```

### controller

```

1  module controller(input  logic[5:0] op, funct,
2                     input  logic      zero,
3                     output logic      memtoreg, memwrite,
4                     output logic      pcsrc, alusrc,
5                     output logic      regdst, regwrite,
6                     output logic      jump,
7                     output logic      rsplus4,
8                     output logic[2:0] alucontrol);
9
10     logic [1:0] aluop;
11     logic      branch;
12
13     maindec md (op, memtoreg, memwrite, branch, alusrc, regdst, regwrite,
14                jump, rsplus4, aluop);
15
16     aludec ad (funct, aluop, alucontrol);
17
18     assign pcsrc = branch & zero;
19
20 endmodule

```

### maindec

```

1  module maindec (input  logic[5:0] op,
2                  output logic memtoreg, memwrite, branch,
3                  output logic alusrc, regdst, regwrite, jump, rsplus4,
4                  output logic[1:0] aluop );
5
6     logic [9:0] controls;
7
8     assign {regwrite, regdst, alusrc, branch, memwrite,
9            memtoreg, aluop, jump, rsplus4} = controls;
10
11     always_comb
12     case(op)
13         6'b000000: controls <= 10'b100001000; // R-type
14         6'b100011: controls <= 10'b101001000; // LW
15         6'b101011: controls <= 10'b001010000; // SW
16         6'b000100: controls <= 10'b000100010; // BEQ
17         6'b001000: controls <= 10'b101000000; // ADDI
18         6'b000010: controls <= 10'b000000001; // J
19         6'b000101: controls <= 10'b000100010; // BCON
20         default:   controls <= 10'bxxxxxxxx; // illegal op
21     endcase
22 endmodule

```

### aludec

```

1  module aludec (input  logic[5:0] funct,
2                 input  logic[1:0] aluop,
3                 output logic[2:0] alucontrol);
4
5     always_comb

```

```

5     case(aluop)
6         2'b00: alucontrol = 3'b010; // add (for lw/sw/addi)
7         2'b01: alucontrol = 3'b110; // sub (for beq)
8         default: case(funct) // R-TYPE instructions
9             6'b100000: alucontrol = 3'b010; // ADD
10            6'b100010: alucontrol = 3'b110; // SUB
11            6'b100100: alucontrol = 3'b000; // AND
12            6'b100101: alucontrol = 3'b001; // OR
13            6'b101010: alucontrol = 3'b111; // SLT
14            6'b100001: alucontrol = 3'b011; // NEG
15            default: alucontrol = 3'bxxx; // ???
16        endcase
17    endcase
18 endmodule

```

## datapath

```

1 module datapath (input logic clk, reset, memtoreg, pcsrc, alusrc, regdst,
2                 input logic regwrite, jump, rsplus4
3                 input logic[2:0] alucontrol,
4                 output logic zero,
5                 output logic[31:0] pc,
6                 input logic[31:0] instr,
7                 output logic[31:0] aluout, writedata,
8                 input logic[31:0] readdata);
9
10 logic [4:0] writereg;
11 logic [31:0] pcnext, pcnextbr, pcplus4, pcbranch;
12 logic [31:0] signimm, signimmsh, srca, srcb, result, rd1, rd1plus4;
13
14 // next PC logic
15 flopr #(32) pcreg(clk, reset, pcnext, pc);
16 adder      pcadd1(pc, 32'b100, pcplus4);
17 sl2        immsh(signimm, signimmsh);
18 adder      pcadd2(pcplus4, signimmsh, pcbranch);
19 mux2 #(32) pcbrmux(pcplus4, pcbranch, pcsrc,
20                  pcnextbr);
21 mux2 #(32) pcmux(pcnextbr, {pcplus4[31:28],
22                          instr[25:0]}, 2'b00}, jump, pcnext);
23
24 // register file logic
25 regfile    rf (clk, regwrite, instr[25:21], instr[20:16], writereg,
26              result, rd1, writedata);
27
28 mux2 #(5)   wrmux (instr[20:16], instr[15:11], regdst, writereg);
29 mux2 #(32)  resmux (aluout, readdata, memtoreg, result);
30 signext     se (instr[15:0], signimm);
31
32 // ALU logic
33 adder      rd1add4 (rd1, 32'b100, rd1plus4);
34 mux2 #(32) srcamux (rd1, rd1plus4, rtplus4, srca);
35 mux2 #(32) srcbmux (writedata, signimm, alusrc, srcb);
36 alu        alu (srca, srcb, alucontrol, aluout, zero);
37
38 endmodule

```