CS 224 - Lab
 4 - Section 1 - Preliminary Report

Mehmet Akif Şahin - 22203673

18 March 2024

Part B

0x20020005	addi \$v0 \$zero 0x0005
0x2003000c	addi \$v1 \$zero 0x000c
0x2067fff7	addi \$a3 \$v1 0xfff7
0x00e22025	or \$a0 \$a3 \$v0
0×00642824	and \$a1 \$v1 \$a0
0x00a42820	add \$a1 \$a1 \$a0
0x10a7000a	beq \$a1 \$a3 0x000A
0x0064202a	slt \$a0 \$v1 \$a0
0x10800001	beq \$a0 \$zero 0x0001
0x20050000	addi \$a1 \$zero 0x0000
0x00e2202a	slt \$a0 \$a3 \$v0
0×00853820	add \$a3 \$a0 \$a1
0x00e23822	sub \$a3 \$a3 \$v0
0 xac 670044	sw \$a3 0x0044 (\$v1)
0x8c020050	lw \$v0 0x0050 (\$zero)
0×08000011	j 0x0000011
0x20020001	addi \$v0 \$zero 0x0001
0 xac 0 20054	sw \$v0 0x0054 (\$zero)
0×08000012	j 0x0000012

Part C

bcon (Branch if consecutive): This I-type instruction branches to the target address only if the rt register has the value of a consecutive address value held in rs. Otherwise, branch is not taken.

Usage: bcon rs, rt, label. Example: bcon \$a1, \$a0, loopStart (when \$a1 is 8 and \$a0 is 12, branch is taken).

```
RTL | IM[PC] | IF ( RF[rs] + 4 - RF[rt] == 0 ) PC <- PC + 4 + 2 * signExtendedImmediate | ELSE PC <- PC + 4
```

neg (Negate): This R-type instruction negates the right register's value and puts it into the left register. Usage: neg rd, rs (rt and shamt are zero in this instruction). Example: neg \$a0, \$a1 (when \$a1 is 9, \$a0 will be -9).

```
RTL

IM[PC]

RF[rd] <- (-1) * RF[rs]

PC <- PC + 4
```

Part D




Figure 1: extended mips cpu schema

Part E

ALUOp	Funct	ALUControl			
00	X	010 (add)			
X1	X	110 (substract)			
1X	100000 (add)	010 (add)			
1X	100010 (sub)	110 (substract)			
1X	100100 (and)	000 (and)			
1X	100101 (or)	001 (or)			
1X	101010 (slt)	111 (set less than)			
1X	100001 (neg)	011 (negate)			

Figure 2: New Alu Decoder Truth Table

Ins.	Opcode	Reg Write	RegDst	ALUSrc	Branch	Mem Write	Memto Reg	ALUOp	Jump	RSPlus4
R-type	000000	1	1	0	0	0	0	10	0	0
lw	100011	1	0	1	0	0	1	00	0	0
sw	101011	0	X	1	0	1	X	00	0	0
beq	000100	0	X	0	1	0	X	01	0	0
addi	001000	1	0	1	0	0	0	00	0	0
j	000010	0	X	X	X	0	X	XX	1	X
bcon	000101	0	X	0	1	0	X	01	0	1

Figure 3: New Main Decoder Truth Table

Part F

```
.text
         \# add, sub, and, or, slt, lw, sw, beq,
         # bcon, neg
         \mathbf{addi} \ \$t0 \ , \ \$0 \ , \ 5
         addi $t1, $0, 9
         sw $t0, 0($0)
         sw $t1, 4($0)
10
         lw $s0, 0($0)
11
         lw $s1, 4($0)
12
13
         \mathbf{add} \ \$ \mathbf{s3} \ , \ \$ \mathbf{s0} \ , \ \$ \mathbf{s1}
14
15
         sub $s4, $s0, $s1
         and $s5, $s0, $s1
or $s6, $s0, $s1
slt $s7, $s0, $s1
17
18
19
         sub $t0, $s0, $s0
20
         21
22
23
         bcon $s0, $s1, 1
24
         beq \$0, \$0, -2
25
26
         neg $s0, $s0
27
28
         j 0x11
```

partftest.asm

Part G

Modules Requiring Changes

- 1. mips module
- 2. controller module
- 3. maindec module
- 4. aludec module
- 5. datapath module

mips

```
module mips (input logic
                                     clk, reset,
                output logic[31:0]
2
                                    pc,
                input logic[31:0]
3
                                     instr,
                output logic
                                     memwrite,
4
                output logic[31:0]
                                     aluout, writedata,
5
                input logic[31:0]
                                    readdata);
6
7
     logic
                  memtoreg, pcsrc, zero, alusrc, regdst, regwrite, jump, rsplus4;
8
     logic [2:0] alucontrol;
9
10
     controller c (instr[31:26], instr[5:0], zero, memtoreg, memwrite, pcsrc,
11
                            alusrc, regdst, regwrite, jump, rsplus4, alucontrol);
12
13
     datapath dp (clk, reset, memtoreg, pcsrc, alusrc, regdst, regwrite, jump, rsplus4
14
```

```
alucontrol, zero, pc, instr, aluout, writedata, readdata);

i6
i7 endmodule
```

controller

```
module controller(input
                             logic[5:0] op, funct,
2
                      input
                             logic
                                         zero,
                      output logic
                                         memtoreg, memwrite,
3
                      output logic
                                         pcsrc, alusrc,
                      output logic
                                         regdst, regwrite,
5
                      output logic
                                         jump,
6
                      output logic
                                         rsplus4,
7
                      output logic[2:0] alucontrol);
8
9
      logic [1:0] aluop;
10
      logic
                   branch;
11
12
      maindec md (op, memtoreg, memwrite, branch, alusrc, regdst, regwrite,
13
                     jump, rsplus4, aluop);
14
15
      aludec ad (funct, aluop, alucontrol);
16
17
      assign pcsrc = branch & zero;
18
19
   endmodule
20
```

maindec

```
module maindec (input logic[5:0] op,
                          output logic memtoreg, memwrite, branch,
2
                          output logic alusro, regdst, regwrite, jump, rsplus4,
3
                          output logic[1:0] aluop );
4
       logic [9:0] controls;
5
6
       assign {regwrite, regdst, alusrc, branch, memwrite,
7
                    memtoreg, aluop, jump, rsplus4} = controls;
8
9
       always_comb
10
           case(op)
11
               6'b000000: controls <= 10'b1100001000; // R-type
12
               6'b100011: controls <= 10'b1010010000; // LW
13
                6'b101011: controls <= 10'b0010100000; // SW
14
                6'b000100: controls <= 10'b0001000100; // BEQ
15
                6'b001000: controls <= 10'b1010000000; // ADDI
16
                6'b000010: controls <= 10'b0000000010; // J
17
               6'b000101: controls <= 10'b0001000101; // BCON
18
               default: controls <= 10'bxxxxxxxxxx; // illegal op</pre>
19
       endcase
20
   endmodule
```

aludec

```
module aludec (input logic[5:0] funct,
input logic[1:0] aluop,
output logic[2:0] alucontrol);
always_comb
```

```
case(aluop)
5
         2'b00: alucontrol = 3'b010; // add (for lw/sw/addi)
6
         2'b01: alucontrol = 3'b110; // sub
7
                                                (for beq)
                                       // R-TYPE instructions
         default: case(funct)
             6'b100000: alucontrol = 3'b010; // ADD
9
             6'b100010: alucontrol = 3'b110; // SUB
10
             6'b100100: alucontrol = 3'b000; // AND
11
             6'b100101: alucontrol = 3'b001: // OR
12
             6'b101010: alucontrol = 3'b111; // SLT
13
             6'b100001: alucontrol = 3'b011; // NEG
14
                        alucontrol = 3'bxxx; // ???
15
             default:
           endcase
16
       endcase
17
   endmodule
18
```

datapath

```
module datapath (input logic clk, reset, memtoreg, pcsrc, alusrc, regdst,
                     input logic regwrite, jump, rsplus4
2
                     input logic[2:0]
                                        alucontrol,
3
                     output logic zero,
4
                     output logic[31:0] pc,
5
                     input logic[31:0] instr,
                     output logic[31:0] aluout, writedata,
7
                     input logic[31:0] readdata);
8
9
     logic [4:0] writereg;
10
     logic [31:0] pcnext, pcnextbr, pcplus4, pcbranch;
11
     logic [31:0] signimm, signimmsh, srca, srcb, result, rd1, rd1plus4;
12
13
     // next PC logic
14
     flopr #(32) pcreg(clk, reset, pcnext, pc);
15
     adder
                  pcadd1(pc, 32'b100, pcplus4);
16
     s12
                  immsh(signimm, signimmsh);
17
     adder
                  pcadd2(pcplus4, signimmsh, pcbranch);
18
     mux2 #(32)
                 pcbrmux(pcplus4, pcbranch, pcsrc,
19
                          pcnextbr);
20
     mux2 #(32)
                 pcmux(pcnextbr, {pcplus4[31:28],
21
                        instr[25:0], 2'b00}, jump, pcnext);
22
23
   // register file logic
24
                   rf (clk, regwrite, instr[25:21], instr[20:16], writereg,
25
      regfile
                       result, rd1, writedata);
26
27
                    wrmux (instr[20:16], instr[15:11], regdst, writereg);
      mux2 #(5)
28
      mux2 #(32)
                  resmux (aluout, readdata, memtoreg, result);
29
      signext
                       se (instr[15:0], signimm);
30
31
     // ALU logic
32
      adder
                   rd1add4 (rd1, 32'b100, rd1plus4);
33
      mux2 #(32) srcamux (rd1, rd1plus4, rtplus4, srca);
34
      mux2 #(32) srcbmux (writedata, signimm, alusrc, srcb);
35
      alu
                   alu (srca, srcb, alucontrol, aluout, zero);
36
37
   endmodule
```