"Sapienza" University of Rome
Faculty of Information Engineering, Informatics and Statistics
Department of Computer Science

Network Algorithms

Lecture notes integrated with the book TODO

Author
Alessio Bandiera

October 4, 2024

Contents

Information and Contacts

Personal notes and summaries collected as part of the *Network Algorithms* course offered by the degree in Computer Science of the University of Rome "La Sapienza".

Further information and notes can be found at the following link:
https://github.com/aflaag-notes. Anyone can feel free to report inaccuracies, improvements or requests through the Issue system provided by GitHub itself or by contacting the author privately:

- Email: alessio.bandiera02@gmail.com

- LinkedIn: [Alessio Bandiera](#)

The notes are constantly being updated, so please check if the changes have already been made in the most recent version.

Suggested prerequisites:

- Progettazione di Algorithmi

Licence:

These documents are distributed under the [GNU Free Documentation License](#), a form of copyleft intended for use on a manual, textbook or other documents. Material licensed under the current version of the license can be used for any purpose, as long as the use meets certain conditions:

- All previous authors of the work must be **attributed**.

- All changes to the work must be **logged**.

- All derivative works must be **licensed under the same license**.

- The full text of the license, unmodified invariant sections as defined by the author if any, and any other added warranty disclaimers (such as a general disclaimer alerting readers that the document may not be accurate for example) and copyright notices from previous versions must be maintained.

- Technical measures such as DRM may not be used to control or obstruct distribution or editing of the document.

1

TODO

1.1 TODO

1.1.1 Classical solutions

Algorithm 1.1 *Bellman-Ford*: TODO

1: **function** BELLMANFORD(G)
2:     TODO
3: **end function**

Algorithm 1.2 *Dijkstra*: TODO

1: **function** DIJKSTRA(G)
2:     TODO
3: **end function**

> **Algorithm 1.1: Floyd-Warshall**
>
> Given a directed graph G, and an unconstrained weight function w for the edges, the algorithms returns a matrix `dist` such that `dist[u][v]` is the weight of the least-cost path from u to v.
>
> ---
>
> 1: **function** FLOYDWARSHALL(G, w)
> 2:   Let `dist[n][n]` be an $n \times n$ matrix, initialized with every cell at $+\infty$
> 3:   **for** $u \in V(G)$ **do**
> 4:   `dist[u][u]` $= 0$
> 5:   **end for**
> 6:   **for** $(u, v) \in E(G)$ **do**
> 7:   `dist[u][v]` $= w(u, v)$
> 8:   **end for**
> 9:   **for** $k \in V(G)$ **do**
> 10:   **for** $u \in V(G)$ **do**
> 11:   **for** $v \in V(G)$ **do**
> 12:   `dist[u][v]` $= \min\left(\texttt{dist[u][k]}, \texttt{dist[k][v]}\right)$
> 13:   **end for**
> 14:   **end for**
> 15:   **end for**
> 16: **end function**

Idea. The core concept of the algorithm is to construct a matrix using a dynamic programming approach, that evaluates all possible paths between every pair of vertices. Specifically, to determine the shortest path from a vertex u to a vertex v, the algorithm considers two options: either traveling directly from u to v, or passing through an intermediate vertex k, potentially improving the path.

Cost analysis. The `for` loop in line 3 has cost $\Theta(n)$, the `for` loop in line 6 has cost $\Theta(m) = \Theta(n^2)$ and the cost of the triple nested `for` loop is simply $\Theta(n^3)$. Therefore, the cost of the algorithm is

$$\Theta(n) + \Theta(n^2) + \Theta(n^3) = \Theta(n^3)$$

1.2 Interconnection topologies

Up to this point, the routing problem has considered the network as a graph where **the structure is not known to the nodes**, and can change over time due to factors like *faults* and *variable traffic*. However, when the network represents an **interconnection topology**, such as one connecting processors, the structure of the network is known and remains fixed. This characteristic can be leveraged in the packet-routing algorithms.

While the fixed nature of the network topology can be used to develop more efficient routing strategies, efficiency becomes a critical conecrn in interconnection topologies. As a result, solutions with stronger properties than basic shortest-path algorithms are required.

There are many types of routing models. In this notes, the focus will be on the store-and-forward model:

- aata is divided into *discrete packets*;

- each packet contains *control information* (such as source, destination, and sequence data) and is treated as an independent unit that is forwarded from node to node through the network;

- packets may be temporarily stored in **buffer queues** at intermediate nodes if necessary, due to link congestion or busy channels;

- each node makes a **local routing decision** based on the packet's destination address and the chosen routing algorithm;

- during each step of the routing process, **a single packet can cross each edge**;

- additionally, mechanisms for error detection and recovery may be employed to ensure reliable packet delivery, and flow control and congestion management may be applied to optimize network performance.

1.2.1 Bufferfly networks

Definition 1.1: Bufferfly network

Let n be an integer, and let $N := 2^n$; an n-**bufferfly network** is a *layered graph* defined as follows:

- there are $n + 1$ layers of N nodes each, for a total of $N(n + 1)$ nodes;

- each node is labeled with a pair (w, i), where i is the *layer of the node*, and w is an n-bit binary number that denotes the *row of the node*;

- there are $2Nn = 2 \cdot 2^n \cdot n = n2^{n+1}$ edges;

- two nodes (w, i) and (w', i') are linked by an edge if and only if $i' = i + 1$ and either $w = w'$ (which is a *straight edge*) or w and w' differ in only the i-th bit (which is a *cross edge*).

Example 1.1 (Bufferfly network)**.** The following figure shows an example of a butterfly network.

Figure 1.1: A butterfly network.

It can be shown that each node, except those in the first and the last layers, has degree 4 . Therefore, to perform the routing of the packets on a butterfly network, its nodes are **crossbar switches**, which have two input and two output ports and can operate in two states, namely *cross* and *bar* (shown below, respectively).


Figure 1.2: A butterfly network node.

Usually, $4N$ additional nodes are typically added ($2N$ for the input, and $2N$ for the output) such that $\deg(u) = 4$ for each $u \in V(G)$ — these nodes will not be considered in the networks analyzed in this notes.


Figure 1.3: An extended butterfly network.

As a result, a butterfly network can be viewed as a *switching network* that connects $2N$

input units to $2N$ ouptut units, through a layered structure divided into $\log N + 1 = \log 2^n + 1 = n + 1$ layers, each consisting of N nodes.

Moreover, butterfly networks have a recursive structure, which is highlighted in the following figure. Specifically, one n-dimensional butterfly contains two $(n-1)$-dimensional butterfly networks as subgraphs.


Figure 1.4: The recursive structure of butterfly networks.

The topology of the butterfly network can be leveraged as stated in the following proposition.

Proposition 1.1: Greedy path

Given a pair of rows w and w', there exists a *unique path of length n*, called **greedy path**, from node $(w, 0)$ to node (w', n). This path passes through each layer exactly once, and it can be found through the following procedure:

1: **function** GREEDYPATH(w, w')
2:     **for** $i \in [1, n]$ **do**
3:         **if** $w_i == w'_i$ **then**
4:             Traverse a *straight edge*
5:         **else**
6:             Traverse a *cross edge*
7:         **end if**
8:     **end for**
9: **end function**

Packet-routing performed on a butterfly network can pose some challenges. Assume that each node $(u, 0)$ in the network on layer 0 of the butterfly contains a packet, which is destined for node $(\pi(u), n)$ in layer n — there are $n + 1$ layers, ranging in $[0, n]$ — where

$$\pi : [1, N] \to [1, N]$$

describes the permutation of the packet destinations. In a **greedy routing algorithm**, each packet follows its *greedy path*, meaning that at each intermediate layer, it makes progress toward its final destination by choosing the edges to cross through the algorithm described in Proposition 1.1.

When routing only a *single packet*, the greedy algorithm works efficiently, since there are no conflicts or competing resources along the path. However, when *multiple packets* are routed in parallel, conflicts can arise, especially when multiple packets attempt to traverse the same edge or node simultaneousl. n fact, *multiple greedy paths* may intersect at the same node or edge, and since only one packet can traverse a given edge at any moment, the other packets must be **delayed** until the edge becomes available. As a result, the butterfly network cannot route every permutation without delays, making it a **blocking network**.

For simplicity, assume that n is odd (though similar results hold for even values of n), and consider the following edge

$$e := \left(\left(0 \ldots 0, \frac{n-1}{2} \right), \left(0 \ldots 0, \frac{n+1}{2} \right) \right)$$

Note that e's endpoints are the roots of two complete binary trees, which have $2^{\frac{n-1}{2}}$ and $2^{\frac{n+1}{2}}$ nodes respectively.

In the worst case, π can be such that *each greedy path starting from a leaf on the left tree and ending on a leaf on the right tree traverses e*. Note that the number of such paths is precisely the number of leafs of the left complete binary tree, namely $2^{\frac{n-1}{2}} = \sqrt{\frac{N}{2}}$. Therefore, in the worst case $\sqrt{\frac{N}{2}}$ packets may need to traverse e, which means that one of them may be delayed by $\sqrt{\frac{N}{2}} - 1$ steps. Since it takes $n = \log N$ steps to traverse the whole network, the greedy algorithm can take up to

$$\sqrt{\frac{N}{2}} - 1 + \log N$$

steps to route a permutation.

The following theorem generalizes this result.

> **Theorem 1.1: Butterfly routing**
>
> Given any routing problem on a n-dimensional butterfly network, for which at most one packet starts at each 0-th layer node, and at most one packet is destined for each n-th layer node, the *greedy algorithm* will route all the packets to their destination in $O(\sqrt{N})$ steps.

Proof. For simplicity, assume that n is odd (though similar results can be proven for even values of n). Given $0 < i \leq n$, let e be any edge in the i-th layer, and let n_i be the number of greedy paths traversing e.

The number of greedy paths in the first half of the butterfly is bounded by the number of leaves of the left complete binary tree, namely $n_i \leq 2^{i-1}$. Analogously, on the second half of the butterfly, n_i is bounded by the number of leaves of the right complete binary tree, therefore $n_i \leq 2^{n-i}$. Note that both this results hold because n is odd.

Note that any packet that need to cross e can be delayed by *at most* the other $n_i - 1$ packets. Therefore, recalling that $\sum_{j=0}^{k} 2^j = 2^{k+1} - 1$, as a packet traverses layers 1 through n, the total delay it can encounter is at most

$$
\begin{aligned}
\sum_{i=1}^{n} (n_i - 1) &= \sum_{i=1}^{\frac{n+1}{2}} (n_1 - 1) + \sum_{\frac{n+1}{2}+1}^{n} (n_i - 1) \\
&\leq \sum_{i=1}^{\frac{n+1}{2}} \left(2^{i-1} - 1\right) + \sum_{i=\frac{n+3}{2}}^{n} \left(2^{n-i} - 1\right) \\
&= \sum_{j=0}^{\frac{n+1}{2}-1} \left(2^j - 1\right) + \sum_{j=0}^{\frac{n-3}{2}} \left(2^j - 1\right) \\
&= \sum_{j=0}^{\frac{n+1}{2}-1} 2^j + \sum_{j=0}^{\frac{n-3}{2}} 2^j - n \\
&= 2^{\frac{n+1}{2}} - 1 + 2^{\frac{n-1}{2}} - 1 - n \\
&\leq O(\sqrt{N}) - n \\
&\leq O(\sqrt{N})
\end{aligned}
$$

$\square$

Although such a greedy routing algorithm performs poorly in the worst case, it is **highly effective in practice**. In fact, for many practical classes of permutations, the greedy

algorithm runs in n steps, which is optimal, and for most permutations the algorithm runs in $n + o(n)$ steps. Consequently, the greedy algorithm is widely used in real-world applications.

1.2.2 Beneš networks

As shown in the previous section, the *butterfly network* can present efficiency problems due to packet delays caused by congestion when multiple packets are routed simultaneously. One way to *avoid routing delays* is by using a **non-blocking topology**.

> **Definition 1.2: Beneš network**
>
> An n-**dimensional Beneš network** is a network constructed by placing *two n-dimensional butterfly networks back-to-back*.

**Example 1.2** (Beneš network)**.** The following is an example of a Beneš network.

Figure 1.5: A Beneš network.

Note that an n-dimensional Beneš network has

$$2(n + 1) - 1 = 2n + 2 - 1 = 2n + 1$$

layers, because the two n-dimensional butterfly network — which describe the first and last $n + 1$ layers — have an *overlapping layer*.

Consider the following property.

> **Definition 1.3: Rearrangeability**
>
> A network with N inputs and N outputs is said to be **rearrangeable** if, for any one-to-one mapping π of the inputs to the outputs, the mapping can be realized using exclusively *edge-disjoint paths*.

As for the case of the butterfly network, two inputs and two outputs are typically connected at both the beginning and end of the Beneš network, ensuring that each node has

a degree of 4. Therefore, this type of Beneš network has $2N = 2 \cdot 2^n = 2^{n+1}$ inputs linked to the 0-th layer, and 2^{n+1} layers linked to the $2n$-th layer.

However, in the case of the Beneš network, the following theorem will establish an important result that leverages these additional inputs and outputs.

> **Theorem 1.2: Rearrangeability of the Beneš network**
>
> Any n-dimensional Beneš network is rearrangeable.

Proof. The proof proceeds by induction on n.

Base case. When $n = 0$, the Beneš consists of a single node, the theorem is vacuously true, because there are no edges on the network.

Inductive hypothesis. Given any one-to-one mapping π of the 2^n inputs and outputs of a $(n-1)$-dimensional Beneš network, there exists *a set of edge-disjoint paths* from the inputs to the outputs, connecting each input i to output $\pi(i)$, for each $1 \le i \le 2^n$.

Inductive step. Consider an n-dimensional Beneš network, with 2^{n+1} inputs and outputs; note that its middle $2n - 1$ layers describe two $(n-1)$-dimensionl Beneš networks, as shown in figure.


Figure 1.6: Subnetworks of a Beneš network.

Note that each *starting node* — those in layer 0 — has degree 4, and 2 of the links connect each starting node to the inputs, external to the Beneš network. Therefore, by definition of the Beneš network, the remaining two edges must connect each starting node with the two separate $(n-1)$-dimensional Beneš networks. Formally, each input $2i - 1$ and $2i$ must use different Beneš subnetworks, for each $1 \le i \le 2n$.

The proof is constructive, and involves a so called **looping algorithm**, which proceeds as follows:

- let two inupts connected to the same starting node be referred to as *mates*;
- without loss of generality, start by routing input 1 to its destination, defined by $\pi(1)$; note that, as stated previously, this node will traverse only one of the

two unconnected $(n-1)$-dimensional Beneš networks;

- route $\pi(1)$'s mate to its input, by traversing the Beneš subnetwork that *was not* traversed by the path $1 \to \pi(1)$;

- keep routing back and forth packets through the n-dimensional Beneš network; eventually, it will be routed the first input's *mate*, which closes a routing loop;

- open another loop and continue routing packets as described.

Finally, note that routing within the $(n-1)$-dimensional Beneš networks is assumed to be achievable with edge-disjoint pahts inductively.

$\square$

If the Beneš network has *1 single input and output connected to layers 0 and* $2n$ *respectively*, the following *stronger* theorem can be proven.

> **Theorem 1.3: Node-disjoint paths in Beneš networks**
>
> Given any one-to-one mapping π of the 2^n inputs and outputs of an n-dimensional Beneš network, there exists *set of node-disjoint paths* from the inputs to the outputs, connecting each input i to output $\pi(i)$, for each $1 \le i \le 2^n$.

Proof. Details are omitted, because it is analogous to the proof of the previous theorem, but since there is a single input and a single ouptut connected to layer 0 and $2n$ respectively, the *mate* of an input i is input $i + 2^{n-1}$, for each $1 \le i \le 2^{n-1}$.


Figure 1.7: Mates in this type of Beneš network.

$\square$

Although rearrangeability can be achieved, and even node-disjoint paths can be employed to route packets on Beneš networks, both versions of the **looping algorithm** have notable drawbacks:

- a **global controller** is *required* to manage the network, determining the routing for each packet, knowing the permutation π of the packets;

- every time a new permutation π needs to be routed, it takes $\Theta(NlogN)$ time to reconfigure all the switches.

1.2.3 Mesh network

Another important and widely used interconnection topology is the **mesh network**, which is described as follows.

> **Definition 1.4: Mesh network**
>
> Given two integers $m, n \geq 1$, an $m \times n$ **mesh network** $M_{m,n}$ is defines as follows:
>
> - the nodes of the network are labeled by the following cartesian product
>
> $$\{1, \ldots, m\} \times \{1, \ldots, n\}$$
>
> - there is an edge between nodes $\langle i, j \rangle$ and $\langle i', j' \rangle$ if and only if
>
> $$|i - i'| + |j - j'| = 1$$
>
> - the path comprising the nodes labeled with $\{i\} \times \{1, \ldots n\}$ define the i-th row of the network; analogously, the set $\{1, \ldots, m\} \times \{j\}$ define the j-th column.

Example 1.3 (Mesh network). placeholder _____ add pic

For the convenience of physical layout, mesh networks are the most used topologies in Network-on-Chip (NoC) design; however, this network will not be explored in these notes.

1.3 The Interconnection topology layout problem

The **interconnection topology layout problem** is a crucial challenge in (VLSI) design, the process of creating an integrated circuit (IC) by combining billions of MOS transistors onto a single chip. It involves finding the most efficient way to place and connect various components (such as transistors, resistors, and other circuit elements) on a silicon chip. The goal is to optimize several factors, including *space*, *power consumption*, *signal delay*, and *manufacturing cost*. This problem becomes particularly important as modern chips contain billions of transistors and require complex interconnections between components.

The problem originated in the 1940s, during the early stages of digital computing. However, at that time, the technology was not advanced enough to implement complex circuit layouts in an efficient manner. Physical constraints, costs, and the lack of sophisticated computational methods limited the practical application of these ideas.

In recent decades, as technology advanced, VLSI design has evolved to allow highly dense and intricate circuits in both 2D and 3D layouts. This made the **interconnection topology layout problem** a crucial area of study, particularly for *optimizing performance*, *reducing power consumption*, and *controlling costs* in increasingly smaller chip designs.

1.3.1 Thompson's Model

To addresses the challenge of finding efficient ways to place and route the components of a VLSI circuit, while maintaining certain spatial constraints, Clark Duncan Thompson developed the Thompson's Model, which involves representing the circuit as a graph drawing, and analyzing how the layout corresponds to graph drawing principles.

Thompson performed the following mapping, between *VLSI circuits* and *graphs*:

- the *various components* of the VLSI circuit, such as *ports*, *switches* and other electronic elements, are represented by **nodes** in a graph;

- the *wires*, or connections, between the components are represented by **edges** in a graph.

However, due to the following spatial constraints imposed by VLSI technology manufacturing, this simple model requires further refinement in order to define a good **drawing** of this graph.

1. **Orthogonal drawing**: *slanting lines* (diagonal connections) between components can only be *approximated*, using small horizontal and vertical segments, because of the limitations in how the VLSI fabrication process manufactures the connections onto the silicon wafer. This forces the drawing to be **orthogonal**, which means that *edges are represented as broken lines*, whose segments are horizontal or vertical, parallel to the coordinate axes.


Figure 1.8: An orthogonal drawing.

2. **Grid drawing**: in VLSI design, maintaining *adequate spacing* between wires is crucial to *prevent interference*, which can degrade signal integrity. Proper spacing reduces parasitic capacitance and inductance, ensuring faster signal transmission and lower power consumption. Therefore, the graph drawing must be a **grid drawing**, such that all nodes, and crosses and bends of all the edges are put on grid points, on a grid plane, where the *grid unit* is the minimum distance allowed between two wires.

Figure 1.9: An grid drawing.