

## Multilevel Queue:

With priority scheduling, have separate queues for each priority.

High priority tasks are completed first.

$\Rightarrow$  Priority = 0  $\Rightarrow$  ready queue  $\Rightarrow$  RR

$\Rightarrow$  Priority = 1  $\Rightarrow$  FCFS

$P=0$ 

T <sub>0</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	T <sub>4</sub>
----------------	----------------	----------------	----------------	----------------

$P=1$ 

T <sub>5</sub>	T <sub>6</sub>	T <sub>7</sub>
----------------	----------------	----------------

$P=2$ 

T <sub>8</sub>	T <sub>9</sub>	T <sub>10</sub>	T <sub>11</sub>
----------------	----------------	-----------------	-----------------


$P=n$ 

T <sub>x</sub>	T <sub>y</sub>	T <sub>z</sub>
----------------	----------------	----------------

CPU selects processes from <sup>the</sup> highest priority queue first always. and if the highest priority queue is empty; it moves to lower priority queue.

Priority based-on process ~~time~~ type.

Highest Priority



Lowest P

Real time  $\Rightarrow$  live; less time gap, less latency

ex: pacemaker

System  $\Rightarrow$  the process which runs in the backend to manage hardware

ex: soundcard

Interactive  $\Rightarrow$  keyboard, mail etc

has to type in keyboard to have text on screen; interaction

Batch  $\Rightarrow$  most time consuming process

ex: backup

P  $\Rightarrow$  lowest  $\Rightarrow$  time  $\uparrow$

P  $\Rightarrow$  highest  $\Rightarrow$  time  $\downarrow$

upgrade a process  $\Rightarrow$  lower priority process to higher priority

process

$\nearrow$  Feedback

## MLFQ

aging  $\Rightarrow$  lower priority is move forward gradually

$\Rightarrow$  process can move between various queues

### MLFQ rules: parameters

$\Rightarrow$  no. of queues: levels of priority available

$\Rightarrow$  scheduling algorithm: for each queue uses a specific method

$\Rightarrow$  ~~move~~ Upgrade Rules: When a process moves to a higher priority queue

$\Rightarrow$  Demotion Rules: When a process moves to a lower priority queue

$\Rightarrow$  Queue entry rules: Decides the queue for new or returning processes

### Example:

$Q_0 \Rightarrow RR; q=8ms$

$Q_1 \Rightarrow RR; q=16ms$

$Q_2 \Rightarrow FCFS$

## Thread Scheduling

User level thread	Kernel level thread
implemented by user level library	implemented by OS
OS doesn't recognize ULT	KLT are recognized by OS

To run process we need kernel; user-level cannot work directly  
it has to use kernel by LWP.

To access kernel, user go through LWP (light weight process)

To request kernel-level from user level use LWP method (PSC)

Kernel level can directly manipulate (SCS)

PTHREAD\_SCOPE\_SYSTEM  $\Rightarrow$  SCS

~~Windows~~

Linux & macOS only use PTHREAD\_SCOPE\_SYSTEM / SCS

Windows have both processor PCs & SCS

P\_S\_P  $\Rightarrow$  PCs

P\_S\_S  $\Rightarrow$  SCS

### Multiple-Processor Scheduling

For multiprocessing there are 4 architectures:

① Multicore CPUs: one CPU multiple core

quad-core  $\Rightarrow$  has logical CPU sometimes

$\uparrow$   $\Rightarrow$  In 4 core CPU, there are 2 logical CPUs; hardware level threads

② Multithread core: single core; contain 2 hardware-level threads that will work as logical core

③ NUMA  $\Rightarrow$  make connections through networking/bus connection of core of a system to another

④ Heterogeneous  $\Rightarrow$  uses ~~CPU & GPU~~ consists multiple CPUs

### SMP

symmetric multiprocessors: each processor have same priority

a) All thread in a common queue

b) may have own private queue of thread

c) Why need scheduling algorithm? To upgrade performance

to ensure that processes execute efficiently and have reduced WT.

↳ Round Robin Scheduling:  $n$  processes are divided into  $m$  time slices and each process gets a turn in each slice

## Multicore Processor

memory stall  $\Rightarrow$  the time it takes to delete a file; CPU does not process during this period  
 $\Rightarrow$  the time CPU remains idle

### MMS

If one thread has memory stall; switch to another thread

Each core has more than 1 hardware threads  $\Rightarrow$  short question  
 $\Rightarrow$  minimum 2 threads

Logically it has 8 cores but

physically 4 cores

hyperthreading  $\Rightarrow$  when physical core has multiple cores

[Intel]

Two levels of scheduling  $\Rightarrow$  (i) software thread  
(ii) hardware thread

### Load balancing

It evenly distributes workload across CPUs

### Pull vs Push

Push Migration: A periodic task checks CPU loads.

Moves task from overloaded CPU to less loaded CPU

Pull Migration: Idle CPU actively pull tasks from busy CPU

### Process Affinity

A relationship between processors; ex: course prerequisite

① Soft affinity  $\Rightarrow$  The OS tries to keep a thread on the same processor but doesn't guarantee it.

② Hard affinity  $\Rightarrow$  A process specifies the exact processors it can run on; cannot work on new thread without completing a particular thread

## Impact of Load balancing:

Moving thread to another processor for load balancing can result in cache loss and also reduce performance

⇒ It uses on server-site NUMA

⇒ limitations: slow access

⇒ assign memory closer to the CPU the thread is running on

## Real-Time CPU Scheduling

Hard ⇒ task must be serviced by <sup>its</sup> deadline

Soft ⇒ critical tasks have the highest priority

No guarantee of when they will be scheduled, but they are prioritized.

## Event Latency

⇒ Request तक जवाब answer/response तक time <sup>तकाराम</sup> ⇒ Latency

① Interrupt L: hardware level interrupt

Time from interrupt arrival to starting its service routine

② Dispatch L: Time for the scheduler to switch from one process to another.

periodic ⇒ task that require CPU time at regular, fixed intervals  
constant interval has:

p = period

d = deadline

t = time

Rate of periodic task is  $1/p$

Diagram

## Algorithm Evaluation

### ① Deterministic modeling

will check which algorithm is better by comparing ~~avg~~ waiting time

Little's Formula  $\Rightarrow$  short question

$n$  = length of queue ;  $n/L$  ; how many processes in queue

$W$  = avg. WT in queue

$\lambda$  = avg. arrival rate in queue

short math from  $\Rightarrow n = \lambda \times W$

## Simulation

simulations have limited accuracy

Simulation is more accurate than queuing Models

## Implementation

$\Rightarrow$  Expensive & time consuming

Implementation of simulation is difficult  
because it requires a lot of work to implement  
the logic of the system, and it is also difficult  
to get accurate results. It is also difficult to  
get accurate results because it is difficult to  
simulate all the possible scenarios and it is  
also difficult to simulate the system in real  
time. It is also difficult to simulate the system  
in real time because it is difficult to get  
accurate results in real time.

## Lecture-8

To avoid Race condition synchronization is used

First produce then consume


Synchronization comes when we use something shared

Individuals like personal computers doesn't need synchronization

Inconsistency will appear if there is no synchronization

Producer  $\Rightarrow$  counter++ ;      | Producer: Produces data and adds it to  
 consumer  $\Rightarrow$  counter-- ;      | the buffer; stops if the buffer is full  
     | consumer: consume data from buffer;  
     | but waits if the buffer is empty.

It needs multiple entity/thread  
↓  
2 or more



concurrent program / parallel computing  $\Rightarrow$  appearace Race condition


When two process generate id; they may be similar.

System's process id can never be duplicate

■ Mutual exclusion is a method by which we avoid race condition

Critical section problem: এক মাত্রে কোনো processor'র SC critical section access করতে পাবে না ; automatic lock হয়ে যায়।

■ কোনো কাজ complete হওয়া পর্যন্ত critical section অন্তর্ভুক্ত করতে allow করবে না,  $\Rightarrow$  critical section access করতে ইটে must be atomic হতে হবে।



To solve critical section there are 3 methods.

① Mutual exclusion: দ্বিটা process কেবলো simultaneously critical section a access কৰতে না,  $\Rightarrow$  mutual understanding.

② Progress: if no one is in critical section, waiting processes must get a chance to enter

③ Bounded waiting: a process has a limit on how long it waits for its turn

Challenge: ① Each process runs at non-zero speed

② No fixed relation between process speeds

## Peterson Solution

Proposed a mechanism to avoid race condition (load & store)  
load  $\Rightarrow$  read (load by read from 2nd memory to main memory)  
store  $\Rightarrow$  store memory

limitations no guarantee to work on modern architecture  
but give idea how it works

Two mechanism it follow  $\Rightarrow$  load & store

Has two parameters  $\Rightarrow$  turn & flag

turn define কোনো critical section -  $\Rightarrow$  ~~access~~ একটি ব্যাপ্তি

flag decide কোনো process queue কে আসিবে

queue is considered as array flag[i]

turn = true/false

Q Three CS requirement  $\Rightarrow$  Explain peterson solution

no. of entity require for peterson solution

True/false এর অভিভাব

Problem of Peterson  $\Rightarrow$  reordering operation  $\Rightarrow$  single thread multi "

single thread -এ কোনো problem নাই

Multi " -এ ~~কোনো~~ আছে

Thread 1

Thread 2

flag = true;

100  $\Rightarrow$  output

Branch - 10

MCA

## Lecture-9

### Synchronization hardware:

With the help from hardware, critical sections let one task run at a time. or, we can say that, [Hardware ensures that only one task runs at a time in critical section.]

Uniprocessors: Disabling interrupts ensures that the currently running code cannot be preempted.

Limitations: ① Disabling interrupt is inefficient as it affects only one processor.  
② It is not scalable for modern multiprocessor OS.

### 3 form of Hardware support:

- ① Memory barriers
- ② Hardware instructions
- ③ Atomic variables

### Memory Barriers

Memory models: Define how memory changes are seen by processors.

These model can be either:

- ① Strongly ordered: Memory modifications are immediately visible to all processors.
- ② Weakly ordered: Memory modifications may not be immediately visible.

A memory barrier is an instruction that makes sure memory changes are shared with all processors.

## Hardware Instructions

H.9's have special commands that let a processor change data without interruption, such as:

- ① Test-and-set instruction: checks and changes a value at the same time.
- ② Compare & swap instruction: compares two values and swap them if they are same.

## Atomic Variables

Atomic variables  $\Rightarrow$  Variables that can be updated without interruption

$\Rightarrow$  often used with instructions like compare & swap

$\Rightarrow$  can handle basic data types (int, bool)

Example: The "increment()" operation safely increases a value without interruption.

## Mutex Locks

OS use mutex locks to manage critical sections.

Mutex Locks is simplest

It protects the critical section by:

- ① calling acquire() to lock
- ② calling release() to unlock.

Spinlock: A type is a lock that continuously checks if a lock is available (busy-waiting) until it can process

Lock status is boolean

true  $\Rightarrow$  lock is available

false  $\Rightarrow$  lock is in use

It is usually implemented via compare & swap.

It requires busy waiting-waste CPU cycle and for this spinlock is required.

## Semaphore

A semaphore is a tool used to synchronize processes more effectively than mutex locks.

→ Semaphore s → int value

→ Accessed only through two atomic operations:

① wait() → decrease value and may block process

② signal() → increase value and may wake process

Types of semaphore:

① Counting → Value can be any integer (+infinity to -infinity)

② Binary → Value is 0 or 1; works like a mutex lock

To ensure one task happens before another:

P1 → Performs S1, then signal(synch)

P2 → Perform S wait(synch) before S2

P1:  
S1;

signal(synch);

P2:  
S2;

wait(synch);

S2;

## Implementation

① Initialization: Set the semaphore value; create a waiting queue

② wait() operation: (i) Decrease semaphore [reduces value by 1]

(ii) Check availability [if  $s \rightarrow \text{value} < 0$ ; resource unavailable]

(iii) Block the process [block()]

③ signal() operation: (i) Increase semaphore [increase value by 1]

(ii) Check waiting queue [if  $s \rightarrow \text{value} < 0$ ; waiting for resource]

(iii) Wake up a process [remove from waiting queue  
move it to ready queue]

④ Atomic Execution: Ensure wait() & signal() execute automatically to avoid race conditions.

Each semaphore has a waiting queue.

Each entry in waiting queue has two data items

① value

② pointer to next record in the list

Block: Add the process to the waiting queue

~~Wait~~

wakeup: Move process from waiting queue to the ready queue

Problems with semaphores

Incorrect Usage:

⇒ Using signal() before wait()

⇒ Using wait() multiple times without signal

⇒ missing wait() or signal() operations.

These mistakes can cause synchronization issues or deadlocks.

## Lecture 10

Directions:

$$P = T \cap \cdot P$$

if resource  $\rightarrow$  process  $\Rightarrow$  assign

if process  $\rightarrow$  resource  $\Rightarrow$  waiting

$(R_1) \rightarrow P_1 \rightarrow R_2 \rightarrow P_2 \rightarrow (R_1) \Rightarrow$  deadlock

Each process has sequence of uses (Request allocation process)



① Request (Ask for a resource)

② Use (Perform tasks with it)


③ Release (Free it after use)

Each resource type  $R_i$  has  $w_i$  instances

Resource Allocation Graph (RAG)



Deadlock



Deadlock free

$$R_1 \rightarrow P_1$$


$$R_2 \rightarrow P_2 \rightarrow R_1$$

$$P_2 \rightarrow R_1$$

$$P_3 \rightarrow R_1, R_2$$

$$P_2 \rightarrow R_1$$

if no cycle occurs  $\Rightarrow$  No deadlock




holding  $\Rightarrow$  assign

$(P_1) \rightarrow R_2 \rightarrow P_2 \rightarrow R_3 \rightarrow P_3 \rightarrow R_1 \rightarrow (P_1) \Rightarrow$  Deadlock

Process involved:  $P_1, P_2, P_3$   
Resources:  $R_1, R_2, R_3$

### Question ①



② Answer: Yes, there is a deadlock.

The deadlock involves:

Processes: P<sub>1</sub>, P<sub>2</sub>, P<sub>3</sub>

Resources: R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>

∴ All the processes and resources are involved

### ④ Deadlock Characterization

Deadlock occurs when if these four conditions hold at the same time:  
Coffman condition

- ① Mutual Exclusion: Only one process uses a resource at a time
- ② Hold & Wait: Processes hold resources while waiting for others.
- ③ No Preemption: Resources ~~are~~ can't be taken ~~away~~ from a process unless it's done using them.
- ④ Circular Wait: Process are stuck in loop, waiting for the next.

If we able to violate any of these four then deadlock won't occur.

For single instance  $\Rightarrow$  circle means deadlock but,

For multiple  $\Rightarrow$  circle doesn't means deadlock

## RAG

Assignment edge  $\Rightarrow$  Resource  $\rightarrow$  Process (assign)

Requesting edge  $\Rightarrow$  Process  $\rightarrow$  Resources (waiting)



• (dot) represents instance

$R_1 \therefore R_1$  has 3 instances

~~claim edge  $\rightarrow$  dashed line~~  
~~wait edge  $\rightarrow$  wavy line~~

### Basic facts:

If graph has:-

• no cycles  $\Rightarrow$  no deadlock

• has cycles:-

$\Rightarrow$  if one instance  $\Rightarrow$  deadlock confirmed

$\Rightarrow$  if multiple  $\Rightarrow$  possibility of deadlock; not ~~confirmed~~

### Methods of Handling Deadlocks:

① Deadlock prevention

② Deadlock avoidance

③ Detection and recovery: Allow deadlocks & then detect and recover them

④ Ignorance: Ignore & pretend that DL never occurred

Deadlock prevention: violate one of four conditions of DL

ME: Applies only to non-shareable resources

H&W: Processes must request to all ~~users~~ <sup>resources</sup> at once or none

No preemption: Processes releases all resources if they can't get more

Circular wait: Request resources in specific order.

## Deadlock Avoidance:

- Processes declare maximum resource needs
- The system checks<sup>resource allocation</sup> to prevent deadlock.
- Based on available, used and maximum resources Resource allocation state is defined


⇒ system<sup>state</sup> unsafe  $\Rightarrow$  No deadlocks  
in unsafe state  $\Rightarrow$  possibility of deadlock

Avoidance  $\Rightarrow$  ensures that a system will be never enter an unsafe state.

Safe state: Processes can finish without occurring deadlocks  
 $\Rightarrow$  system is in safe state if processes can finish in a specific order  
 $\Rightarrow$  Each process waits for previous one to release resources  
 $\Rightarrow$  finished processes release resources for others.

Safe, unsafe, deadlock states:

has  $\Rightarrow$  held  
Max  $\Rightarrow$  needed  
Free  $\Rightarrow$  available



## Avoidance Algorithm:


- ① single instance of a resource type (Use RAG)
- ② Multiple " " in a " " (Use Banker's algorithm)

## RACl Scheme:

claim edge (---->): maybe resource is needed

request edge (→): resource is must needed ( $P \rightarrow R$ )

assign ( $R \rightarrow P$ )



3 part of hardware support:

- ① Memory barrier
- ② Hardware instruction
- ③ Atomic variables

### Memory barriers:

An instruction that makes sure that memory changes are shared to all processors.

Memory barriers <sup>models</sup> define how memory changes are seen by ~~all~~ processor

These models can be:

- ① Strongly ordered: Memory changes are immediately visible to ~~all~~ processor
- ② Weakly ordered: Memory changes may not immediately visible to processors

Hardware Instruction: It is a special command that let a processor change data without interrupt. such as

Test & check: checks and changes a value at the same time

Compare & swap: compares two values and <sup>swap</sup> them if they are same

Atomic variables: Variables that can be updated without interruption

used in compare & swap

can handle basic data types

Example: ~~increase~~ increment();

Mutex lock

Used to manage critical sections

It protects critical sections by

- ① calling acquire()  $\Rightarrow$  lock
- ② calling release()  $\Rightarrow$  unlock

if lock = true  $\Rightarrow$  lock available  
 for ~~not used in use~~.

Semaphore

A tool that is used to synchronize processes more effectively than mutex lock.

can be access only through 2 atomic operations

- ① wait()  $\Rightarrow$  decrease value & block process
- ② signal()  $\Rightarrow$  increase value & wake process

Types of semaphore:

*any integer*

- ① counting value can be in range of (+infinity to -infinity)
- ② binary (0 & 1); mutex lock

Implementation:

initialization set the semaphore value by initializing queue

wait(): ① decrease semaphore  
 ② check availability

signal(): ① increase semaphore

Atomic execution: