DESIGN.MD

PREFACE

This document is meant to show the design process and work and may not be representative of the HW. Sorry ljust want to die

Introduction

We want to design a highly efficient, compact, and useful Maximum Power Point Tracker (MPPT). This MPPT consists of three main components:

- a DC-DC converter, of which we'll focus the majority of the design process on,
- sensing circuitry, to evaluate the performance and inform the control of the converter,
- and a microcontroller, which will run the attendant MPPT algorithms and maximize the overall power transfer.

Input

We define the input of the MPPT to be a solar array, consisting of a large number of photovoltaic cells strung in series with bypass diodes across each cluster of cells. This solar array, in the optimal conditions (STC - \$25, C, 1000, \frac{W}{m^2}\$), shall have the following characteristics:


Property	Value	Units		
Cell Specific				
\$V_{OC}\$	0.721	V		
\$I_{SC}\$	6.15	Α		
\$V_{MPP}\$	0.621	V		
\$I_{MPP}\$	5.84	Α		
\$P_{MPP}\$	3.63	W		
Array Specific				
\$N_{CELLS}\$	111			
\$V_{OC}\$	80.031	V		
\$I_{SC}\$	6.15	Α		
\$V_{MPP}\$	68.931	V		
\$I_{MPP}\$	5.84	Α		
\$P_{MPP}\$	402.56	W		

A specification of the cell characteristics and the model output used for this project is shown below.

Electrical Characteristics of a typical Maxeon Gen III Cell At Standard Test Conditions (STC) STC: 1000W/m², AM 1.5G and cell temp 25°C								
	Cell Pmpp Eff. Vmpp Impp Voc Is Bin (Wp) (%) (V) (A) (V) (A)							
Ultra Peak Performance	Me1	3.72	24.3	0.632	5.89	0.730	6.18	
Ultra Premium Performance	Le1	3.63	23.7	0.621	5.84	0.721	6.15	
Ultra High Performance	Ke1	3.54	23.1	0.612	5.79	0.713	6.11	

Electrical parameters are nominal values.

Temp.Coefficients in SunPower Panels: Voltage: -1.74mV/°C, Current: 2.9mA/°C, Power: -0.29%/°C



Output

We define the output of the MPPT to be a LiMnNi battery pack, with a voltage range of $V_{BATT} \in [80, 134.4]$, V\$.

Design Requirements

We define the following requirements based off the design.

- All components of the system shall be rated for \$125, C\$.
- All components of the system shall have a safety factor of \$\times 1.25\$.

Design Inputs

We define the following design inputs, and reserve the right to modify them as expressed in the design methodology flowchart to optimize performance.

- Given that maximum power transfer will be \$400, W\$, the MPPT shall have a maximum instantaneous power transfer efficiency of \$98.5, %\$. This means that the maximum power dissipation must be no more than \$6, W\$ across the following components:
 - MOSFET switches
 - Capacitors
 - Inductor
- We will attempt to prefer the optimization of switching loop area (and thus parasitics) over the thermal effects of the switches. As such, we attempt to allocate only \$20, %\$ of the power budget (\$1.2, W\$) per switch and the rest of the budget to be allocated for the passives.
- We shall operate in the following regimes:
 - \$V_{IN} \in [17.23, 71.7], V\$
 - The lower bound retains the top \$75, %, V_{IN}\$ candidates less than \$V_{MPP}\$.
 - The upper bound retains the top \$25, %, V_{IN}\$ candidates greater than \$V_{MPP}\$.
 - These bounds were chosen to reduce switch stress and retain the majority of the input voltage that can generate significant power. In this case, the cutoffs were slightly above \$100, W\$.
 - \$V_{OUT} \in [80, 130], V\$
 - We leave a margin of error between \$130\$ and \$134, V\$ to accommodate up to \$4, V\$ of output ripple.
- The MPPT shall have a minimum input control resolution of \$0.725, V\$, or \$1, %\$ of the \$V_{OC}\$. This allows for smaller steady state oscillations due to:
 - Converter input capacitance ripple
 - MPPT algorithm steady state response
- The MPPT shall have an minimum input response rate of \$\frac{80, V}{sec}\$. A faster response rate means that the MPPT algorithm can converge more quickly.
- The MPPT shall have a maximum inductor current ripple of \$1.23, A\$, or \$20, %\$ of \$I_{SC}\$. \$20, %\$ is relatively standard ripple ratio.
- The MPPT shall have a maximum output voltage ripple of \$1, V\$, or at most \$0.385, %\$ of \$V_{BATT}\$. This means that the output voltage of the MPPT must be at least \$1, V\$ above \$V_{BATT}\$ for constant power flow.

Methodology

The following discussion of methodology is a practical example can be generalized by the design methodology flowchart. It may not be indicative of the final design.

1. The first step is to review the existing requirements and design inputs and understand how they affect the design of the converter and how they might impact the system, including:

- switching frequency
- power loss
- thermal dissipation
- sizing
- EMI

We understand that a higher operating efficiency generally means that we need:

• a pair of switches with a smaller FOM. The FOM ratio (\$R_{DS,ON}\$ vs \$C_{OSS}\$) determines the loss attributable to switching losses vs conduction losses. A higher \$R_{DS,ON}\$ raises the lower bound conduction loss (y-intercept), while a higher \$C_{OSS}\$ limits the maximum switching frequency through the rate of change of frequency vs power diss. (slope).

```
\$ FOM = R_{DS,ON} \times C_{OSS} \$$
```

• a lower switching frequency.

A lower switching frequency will create smaller switching losses, but will:

- require larger input/output capacitance and inductance. This makes them also physically larger.
- 2. make parasitics (i.e. see below) better or worse, depending on which dominates:
 - worse L, C, or
 - better dT (due to lower switching speed)

```
\ v = L \times \frac{dI}{dT} \ and\ i = C \times \frac{dV}{dT} \$$
```

• smaller thermal footprint, particularly for the switches. This can make the overall space dedicated for thermal smaller, and result in tighter switching nodes, which can improve parasitics.

We understand that looser requirements on voltage and current ripple can reduce the required capacitance and inductance, respectively. This can result in smaller components, but may incur higher loss penalty.

2. The second step is to determine the switch requirements. This is $V_{DS,MIN}$, $I_{D,MIN}$, and $P_{D,MIN}$.

```
\ V_{DS,MIN} = V_{OUT,MAX} \times SF \ I_{D,MIN} = I_{IN,MAX} \times SF \ P_{D,MIN} = V_{IN,MPP} \times I_{IN,MPP} \times (1 - EFF) \times SF \ Limes SW_DIST $$
```

For our input, we looked for switches that met the following values:

- \$V_{DS,MIN} = 162.500, V\$
- \circ \$I_{D,MIN} = 7.688, A\$
- \$P_{D,MIN} = 2.264, W\$

We also specified that the switches had a minimum operating temperature of \$125, C\$.

3. After determining the switch requirements, we ran a parametric search for switches, optimizing for the following qualities:

- low \$R_{DS,ON}\$
- low \$C_{OSS}\$
- low \$FOM\$
- good thermal conductivity
- small footprint

We calculated $R_{DS,ON}$ and C_{OSS} as an average of the best and worst cases. For C_{OSS} , we looked at the average of C_{OSS} at \$0 , V\$ and \$130 , V\$ (\$V_{OUT,MAX}\$). For $R_{DS,ON}$ we looked at the average of $R_{DS,ON}$ at \$25 , C\$ and \$125 , C\$.


This search was performed for several manufacturers, and after about a hundred switches we narrowed down the list to a set of fifteen candidate switches.

Component	P_DISS (@ 25 C; R_D	S_ON (@ 25 🗟 R_DS	ON (@12! = C_OS	S (@ 0V) ▼ C_OS	S (@ 130 V = R_DS	ON_AVG = C_OS	S_AVG = FOM	₹ RJC	(*C/W) = RJB (·C/W) = VDS		₹ In Stock
EPC2308		4.6	7.36	1450	350	5.98	900	5.382	0.5	2.8	150	6.25 Y
PC2307		8.2	12.3	1225	300	10.25	762.5	7.815625	0.5	2.8	200	6.25 Y
PC2207		15	24.75	440	120	19.875	280	5.565	1.4	5.1	200	3.23 N
PC2215		6	9.9	1300	350	7.95	825	6.55875	0.5	2.5	200	6.15 Y
EPC2304		3.1	5.58	2800	600	4.34	1700	7.378	0.2	1.5	200	8.75 Y
PC2019		22	38.5	425	125	30.25	275	8.31875	2.7	7.5	200	3.67 Y
EPC2033		5	8.5	1350	1150	6.75	1250	8.4375	0.45	3.9	150	8.7 Y
PC2034C		6	10.2	2000	575	8.1	1287.5	10.42875	0.3	4	200	8 Y
NTMFSC012N15MC	2.7	8.9	16.02	1400	400	12.46	900	11.214				
PC2010C		18	31.5	820	200	24.75	510	12.6225	1.1	2.7	200	6.9 Y
NTMFS015N15MC	2.5	10.2	18.36	1800	400	14.28	1100	15.708				
NTMFS011N15MC	2.7	9	16.2	2000	500	12.6	1250	15.75				
NTMFS022N15MC	2.5	18.1	32.58	1000	250	25.34	625	15.8375				
NTMFS7D5N15MC	166.7	6.4	11.52	3000	600	8.96	1800	16.128				
ITMFS034N15MC	2.5	25	45	850	200	35	525	18.375				
DB2614	260	22.9	48.09	4300	300	35.495	2300	81.6385				
DP61N20	417	34	76.5	4200	500	55.25	2350	129.8375				
XTT220N20X4HV	800	4.1	7.79	45000	600	5.945	22800	135.546				
XTH220N20X4	800	4.1	7.79	45000	600	5.945	22800	135.546				
XTA60N20X4	250	17.6	35.2	12000	150	26.4	6075	160.38				
XTA86N20X4	300	11	20.9	20000	200	15.95	10100	161.095				
XTA86N20X4	300	11	21.45	20000	200	16.225	10100	163.8725				
STB80N20M5	190	15	30	15000	250	22.5	7625	171.5625				
DP52N20	357	41	90.2	4900	350	65.6	2625	172.2				
XTP120N20X4	417	9.5	18.05	30000	300	13.775	15150	208.69125				
STP30NF20	125	65	97.5	5000	250	81.25	2625	213.28125				
XFA36N30P3	347	110	242	4500	200	176	2350	413.6				
XFB210N30P3	1890	14.5	29	40000	1500	21.75	20750	451.3125				
STB45N30M5	250	37	74	19000	200	55.5	9600	532.8				
TB45N30M5	250	37	74	19000	200	55.5	9600	532.8				
XTT16N20D2	695	80	108	15000	600	94	7800	733.2				
TMT080N60S5	212	64	134.4	30000	80	99.2	15040	1491.968				
NTMT280N60S5Z	89	224	470.4	10000	30	347.2	5015	1741.208				
VH4L027N65S3F	595	21.5	38.7	130000	300	30.1	65150	1961.015				

4. From these fifteen candidate switches, we determined the top \$25, %\$ quartile of switches by \$FOM\$ and took the median \$FOM\$ (which is the value of the \$12.5, %\$ percentile). Ideally, the switches at this \$FOM\$ has a broad ratio of \$R_{DS,ON}\$ to \$C_{OSS}\$.

From our list, this is \$6.31, ps\$.


5. We generated a 2-D Matplotlib mapping of the maximum switching frequency \$F_{SW,MAX}\$ for a given \$R_{DS,ON}\$ to \$C_{OSS}\$ ratio. We can see that for a chosen FOM of \$6.31, ps\$, the limiting operating condition is at \$V_{I,MIN}, V_{O,MAX}\$. The maximum possible frequency at this power budget and inductor ripple is at about \$10, m\Omega\$, which corresponds to \$630, pF\$.



TODO: Image for Power equations (switching, conduction).

- 6. From this initial analysis, we can choose a switch. In particular we took the **EPC2307**, a GaN enhancement mode power transistor. This FET has a \$FOM\$ of \$7.816, ps\$ and an \$R_{DS,ON}\$ of \$10.25, m\Omega\$. The \$FOM\$ is slightly higher than the median, but sports a superior temperature coefficient of \$R_{JC}\$ of \$0.5 \frac{C}{W}\$ and \$R_{JB}\$ of \$2.8 \frac{C}{W}\$.
- 7. We re-generate a full $F_{SW,MAX}$ surface map across all V_1 , V_0 combos, and look for the minimum $F_{SW,MAX}$. This will be our switching frequency and is \$46 kHz\$.

Max Frequency within Power Budget Across I/O Mapping



8. At the same time as selecting the F_{SW} , we perform an initial thermal calculation.

TODO: put in thermal sizing notes and work.

- 9. After determining the switching frequency \$F_{SW}\$, we can determine the capacitor requirements. This is:
- \$C_{I,MIN}\$
- \$V_{DC,I,MIN}\$
- \$C_{O,MIN}\$
- \$V_{DC,O,MIN}\$

TODO: Image for input and output capacitance equations.

For our input, we looked for switches that met the following values:

- $C_{I,MIN} = 4.131 \setminus uF$
- $C_{0,MIN} = 54.282 \ \ ufs$
- $V_{DC,0,MIN} = 163.75 \ \ V$

We also specified that the switches had a minimum operating temperature of $125 \ \ C$.

10. We run a parametric search for capacitors, and optimize for low ESR and size. For each of these capacitors, we also check the required minimum ripple current \$I_{RMS}\$.

\$ $V_{RMS} = \frac{V_{PP}}{(2 \times sqrt{3})}, V I_{RMS} = \frac{V_{RMS}}{ESR}, A $$

For the input capacitor, V_{PP} is 0.75, V\$, and for the output capacitor, V_{PP} is 1.25, V\$. This translates to a V_{RMS} of 0.217, V\$ and 0.361, V\$, respectively.

11. We chose the **RA4505K100** film capacitor. It has the following properties:

- \$V_{DC,I} = 100, V\$
- \$C_{I} = 5, uF\$
- \$DF = 1, %\$
- \$11.4, mm \times 5.6, mm \times 12.2, mm\$ (L/W/H)

From the dissipation factor \$DF\$, we can derive the ESR as follows.

$$\$$
 ESR = DF \times X_C \ ESR = \frac{DF}{2 \pi F_{SW} C} \ ESR = \frac{0.01}{2 \times 3.14 \times 46 , kHz \times 5 , uF} = 6.9 , m\Omega \$\$

Since the source is a current source that supplies most if not all the current, we do not worry about the rated ripple current rating of our input capacitor. However, we note that the device has a rated current of \$8 - 9, A\$ at our frequency which is well more than our maximum input current.

- 12. We chose the output capacitor to be three **A759MS186M2CAAE090** aluminum organic polymer capacitors in parallel. Each capacitor has the following properties:
 - \$V_{DC,O} = 160, V\$
 - \$C_{O} = 18, uF\$
 - \$ESR = 90, m\Omega, @, 100, kHz\$
 - We predict ESR to be slightly higher, at \$120, m\Omega\$, at \$47, kHz\$.
 - \$I_{RMS} = 1.944, A\$
 - \$10, mm \times 12, mm\$ (D/H)

In parallel, the simplified equivalent \$ESR\$ is \$40, m\Omega\$ and equivalent simplified capacitance is \$54, uF\$.

TODO: I suspect this calculation isn't correct, since ESR should be evaluated from parallel impedances. This goes down to 40 mOhm which means current required overall goes up.

- 13. We can now derive the power loss from both capacitors.
 - \$P {D,I}\$ = \$F {SW} \times C {I} \times V {RMS,I}^2 \times ESR\$
 - \$= 46, kHz \times 5, uF \times 0.217, V\$
 - \$= 50, mW\$
 - \$P_{D,O}\$ = \$F_{SW} \times C_{O} \times V_{RMS,O}^2 \times ESR\$
 - \$= 46, kHz \times 54, uF \times 0.361, V\$
 - \$= \$9.7, mW\$

Power wise, we can now reallocate the more towards the inductor. The magnitude of losses is in line with Ehlan et al. (Evaluation of Power Losses in a DC-DC Boost Converter).

14. The next step is to determine inductor requirements.

TODO: put in inductor sizing notes and work.