
3. LOGIC SIMULATION Fernando Gonçalves © TÉCNICO LISBOA Projecto, Teste e Fiabilidade de Sistemas Electrónicos - 2019/2020



Objectives of the Logic Simulation

- Project validation and verification detects project errors, initialization problems, errors caused by propagation delays, spikes, etc.
 - Logic verification (functional)
 - Timing analysis
- Fault analysis
 - Fault coverage
 - Fault diagnosis
- Estimation of the circuit activity in order to evaluate the power consumption
- Code coverage evaluation




Fernando Gonçalves

Projecto, Teste e Fiabilidade de Sistemas Electrónicos - 2019/2020

3

3



Characteristics of a Logic Simulator

- Major problems
 - How to generate the stimuli?
 - How to know the correct responses?
 - How to evaluate the quality of the stimuli?

Performed by the designer, using the specifications of the product

Use metrics: code coverage and node toggling

- Types of simulations
 - **Digital**: used at the behavioral, functional or gate levels
 - Analog: used at the transistor level (Spice-like simulators)
 - Mixed: used for mixed analog/digital circuits
- Techniques to drive the simulation
 - by compiled code
 - by events (event-driven)



Fernando Gonçalves

Projecto, Teste e Fiabilidade de Sistemas Electrónicos – 2019/2020

5

5

Characteristics of a Logic Simulator


- Main features of a logic simulator
 - Accuracy of the results
 - Performance
 - Universality of the models
- Typical cost of a commercial simulator > 50 000€
- Requirements of a logic simulator
 - Logic values
 - Models of the logic elements
 - Technique to drive the simulation





Fernando Gonçalves


Projecto, Teste e Fiabilidade de Sistemas Electrónicos – 2019/2020

0









Primitive Cubes in Three-Valued Logic

Given the values v_1 , v_2 , v_3 , where $v_i \in \{0,1,U\}$, determine $Z(v_1, v_2, v_3)$

- 1. Create the cube $\mathbf{v_1} \ \mathbf{v_2} \ \mathbf{v_3} \ | \ \mathbf{X}$
- 2. Intersect that cube with the primitive cubes of Z
- 3. If the intersection is consistent, then the value of ${\bf Z}$ is in the rightmost position
- 4. If the intersection is not consistent, then assign **Z** = **U**

Examples:

1U0 | X not consistent with any cube \Rightarrow Z = U

10U | X consistent with X0X | $1 \Rightarrow Z = 1$



Fernando Gonçalves


Projecto, Teste e Fiabilidade de Sistemas Electrónicos – 2019/2020

11


11

Three-Valued Logic ⇒ Lost of Information

If B = U, then \overline{B} = U (B e \overline{B} are not complementary)



 \Rightarrow F = U pessimistic result (correct is F = 1)




Shall we use the \overline{U} value? such that: U . \overline{U} = 0 and U + \overline{U} = 1





Fernando Gonçalves


Projecto, Teste e Fiabilidade de Sistemas Electrónicos – 2019/2020


12




















Techniques to Drive the Simulation

by compiled code

Convert the description of the circuit in machine code of the computer (i.e. an executable program)

by events (event-driven)

Convert the description of the circuit in a set of tables

Modern simulators use a mix of both techniques



Fernando Gonçalves

Projecto, Teste e Fiabilidade de Sistemas Electrónicos - 2019/2020

21

21

Compiled Code Simulation: Overview


- Pre-processing steps
 - Translate the circuit to the canonical form
 - Sort the logic elements ⇔ levelize the circuit
 - Generate the code for compilation (typically C code)
 - Compile the code to create the simulator
- Levelize the circuit
 - Level 0 is composed by all primary inputs and by the feedback lines that were previously broken
 - Level K is composed by the elements whose inputs are lines with maximum level (K-1)



Fernando Gonçalves

Projecto, Teste e Fiabilidade de Sistemas Electrónicos – 2019/2020

22



```
Generate the Code for Compilation
   main ();
       K' = <initial value>;
       Q = <initial value>;
        do {
            status = read_inputs (CLK, A, B, C, D, E, F);
            if (status == <no more data>) exit();
                 G = \sim (B \& C);
                                                                 /* level 1 */
                                                                /* level 1 */
/* level 1 */
/* level 1 */
/* level 2 */
/* level 2 */
                 H = \sim D;

I = \sim (E \& K^{'});
                 J = \sim (C \mid H \mid Q);

K = \sim (I \& F);

L = G \& J;
                                                                /* level 3 */
                 M = \sim (A \mid L);
                                                                /* level 4 */
                 if (CLK) Q = M
if (K' == K)
                                                                /* level 5 */
                                                                /* asynchronous signal */
                      stable = TRUE;
                 stable = FALSE;
K' = K;
             } while (not stable);
        write_results ();
} while (true);
       TÉCNICO
                             Fernando Gonçalves
                                                        Projecto, Teste e Fiabilidade de Sistemas Electrónicos – 2019/2020
       LISBOA
```

Event-Driven Simulation: Overview

- Models of the primitives: gate level or functional level
- Driven by events
- Path selection
- Disadvantages
 - Requires a more complex data structure dynamic structure
- Advantages
 - Only simulates the elements potentially active (path selection)
 - Allows the simulation of combinatorial and sequential circuits
 - Allows accurate delay processing



25

